PIC18F25K42
Moderator: Benj
-
- Flowcode v5 User
- Posts: 211
- Joined: Tue Feb 19, 2013 9:51 pm
- Has thanked: 72 times
- Been thanked: 177 times
- Contact:
PIC18F25K42
I just received the new PIC18F25K42 and it would be nice if there was a ".fcdx" for this micro. So many new features on this micro like DMA, buffered SPI, controlled current I/O's plus hardware averaging ADC.
- Benj
- Matrix Staff
- Posts: 15312
- Joined: Mon Oct 16, 2006 10:48 am
- Location: Matrix TS Ltd
- Has thanked: 4803 times
- Been thanked: 4314 times
- Contact:
Re: PIC18F25K42
Hello,
The device is not supported by the current PIC compiler in Flowcode v7 but I will see if we can use a later compiler in the next update and get this device supported for you.
Yes this looks possible, unless I find a major issue the next update release will contain XC8 version 1.41 and will have the new K42 devices included.
The device is not supported by the current PIC compiler in Flowcode v7 but I will see if we can use a later compiler in the next update and get this device supported for you.
Yes this looks possible, unless I find a major issue the next update release will contain XC8 version 1.41 and will have the new K42 devices included.
Regards Ben Rowland - MatrixTSL
Flowcode Product Page - Flowcode Help Wiki - Flowcode Examples - Flowcode Blog - Flowcode Course - My YouTube Channel
Flowcode Product Page - Flowcode Help Wiki - Flowcode Examples - Flowcode Blog - Flowcode Course - My YouTube Channel
-
- Flowcode v5 User
- Posts: 211
- Joined: Tue Feb 19, 2013 9:51 pm
- Has thanked: 72 times
- Been thanked: 177 times
- Contact:
Re: PIC18F25K42
Thanks Benj.
Just a heads up. There is a typo in an ignorable compiler warning text when setting up this micro for midrange compatible interrupts. It warns it will write a reset instruction at low priority interrupt vector 0x8 but, the compiler correctly writes it to 0x18. Interrupts work as expected.
Just a heads up. There is a typo in an ignorable compiler warning text when setting up this micro for midrange compatible interrupts. It warns it will write a reset instruction at low priority interrupt vector 0x8 but, the compiler correctly writes it to 0x18. Interrupts work as expected.