

SSD1355

Advance Information

128 RGB x 160 Dot Matrix OLED/PLED Segment/Common Driver with Controller

This document contains information on a new product. Specifications and information herein are subject to change without notice.

<http://www.solomon-systech.com>

SSD1355

Rev 1.5

P 1/107

Jul 2008

Copyright © 2008 Solomon Systech Limited

CONTENTS

1	GENERAL DESCRIPTION	6
2	FEATURES.....	6
3	ORDERING INFORMATION	7
4	BLOCK DIAGRAM.....	8
5	DIE FLOOR PLAN.....	9
6	PIN ARRANGEMENT.....	12
6.1	SSD1355U8R1 PIN ASSIGNMENT	12
6.2	SSD1355U12R1 PIN ASSIGNMENT	15
7	PIN DESCRIPTIONS	18
8	FUNCTIONAL BLOCK DESCRIPTIONS.....	21
8.1	MCU INTERFACE	21
8.1.1	MCU Parallel 6800-series Interface.....	21
8.1.2	MCU Parallel 8080-series Interface.....	22
8.1.3	MCU Serial Interface (4-wire SPI).....	23
8.1.4	MCU Serial Interface (3-wire SPI).....	24
8.2	RESET CIRCUIT.....	25
8.3	GDDRAM.....	25
8.3.1	GDDRAM structure.....	25
8.3.2	Data bus to RAM mapping under different input mode.....	26
8.4	COMMAND DECODER.....	27
8.5	OSCILLATOR & TIMING GENERATOR.....	27
8.5.1	Oscillator.....	27
8.6	SEG/COM DRIVING BLOCK.....	28
8.7	SEG / COM DRIVER.....	29
8.8	GRAY SCALE DECODER	32
8.9	POWER ON AND OFF SEQUENCE	34
8.10	TEARING EFFECT TIMING	35
8.11	V _{DD} REGULATOR	36
8.11.1	V _{DD} Regulator in Sleep Mode.....	37
9	COMMAND.....	38
9.1	BASIC COMMAND LIST.....	38
9.2	SUPPLEMENTARY COMMAND LIST	39
9.3	COMMAND DESCRIPTION	40
9.3.1	NOP (00h).....	40
9.3.2	Software Reset (01h).....	41
9.3.3	Read Display Identification Information (04h).....	42
9.3.4	Read Display Power Mode (0Ah).....	43
9.3.5	Read Display MADCTL (0Bh).....	44
9.3.6	Read Display Pixel Format (0Ch).....	45
9.3.7	Read Display Image Mode (0Dh)	46
9.3.8	Read Display Signal Mode (0Eh)	47
9.3.9	Sleep In (10h).....	48
9.3.10	Sleep Out (11h).....	49
9.3.11	Enable Partial Display (12h).....	50
9.3.12	Normal Display Mode ON (13h)	51
9.3.13	Display Inversion OFF (20h)	52
9.3.14	Display Inversion ON (21h).....	53
9.3.15	All Pixels ON (23h)	54
9.3.16	All Pixels OFF (28h).....	55

9.3.17	Disable All Pixels ON/OFF (29h).....	56
9.3.18	Set Column Address (2Ah).....	57
9.3.19	Set Row Address (2Bh)	58
9.3.20	Memory Write (2Ch)	59
9.3.21	Memory Read (2Eh)	60
9.3.22	Partial Area (30h).....	61
9.3.23	Vertical Scrolling Definition (33h).....	62
9.3.24	Disable Tearing Effect (34h).....	63
9.3.25	Enable Tearing Effect (35h).....	63
9.3.26	Memory Access Control (36h).....	64
9.3.27	Vertical Scrolling Start Address (37h).....	70
9.3.28	Interface Pixel Format (3Ah)	71
9.3.29	Write Luminance (51h).....	72
9.3.30	Read Luminance Value (52h)	73
9.3.31	Read Display Identification Information (DAh)	74
9.3.32	OTP Write (B1h)	75
9.3.33	OTP MCU Read (B2h)	77
9.3.34	Function Selection (B3h).....	78
9.3.35	Linear Gamma Look Up Table (B9h).....	79
9.3.36	Set Contrast For Color A, B & C (BAh).....	80
9.3.37	Set First Pre-Charge Voltage (BDh)	81
9.3.38	Gamma Look Up Table (BEh).....	82
9.3.39	Set Display Offset (C8h).....	84
9.3.40	Horizontal Scrolling (C9h)	85
9.3.41	Set MUX ratio (CAh).....	86
9.3.42	Set Phase Length (CDh).....	87
9.3.43	Set Second Precharge Period (CEh).....	88
9.3.44	Set Second Precharge speed (CFh)	89
9.3.45	Set Display Clock Divider / Oscillator Frequency (D2h)	90
9.3.46	Set V _{COMH} (D3h).....	91
9.3.47	GPIO (D7h).....	92
9.3.48	Command Lock (FDh).....	93
10	MAXIMUM RATINGS	94
11	DC CHARACTERISTICS	95
12	AC CHARACTERISTICS	96
13	APPLICATION EXAMPLE	101
14	PACKAGE INFORMATION	102
14.1	SSD1355U8R1 DETAIL DIMENSION	102
14.2	SSD1355U12R1 DETAIL DIMENSION	104

TABLES

Table 3-1 : Ordering Information	7
Table 5-1 : SSD1355Z Pin Assignment Table.....	10
Table 6-1 : SSD1355U8R1 Pin assignment.....	12
Table 6-2 : SSD1355U12R1 Pin assignment.....	15
Table 7-1 : SSD1355 Pin Description.....	18
Table 7-2 : Bus Interface selection	19
Table 8-1 : MCU interface assignment under different bus interface mode	21
Table 8-2 : Data bus selection modes	21
Table 8-3 : Control pins of 6800 interface.....	21
Table 8-4 : Control pins of 8080 interface.....	23
Table 8-5 : Control pins of 4-wire Serial interface	23
Table 8-6 : Control pins of 3-wire Serial interface	24
Table 8-7 : 262k Color Depth Graphic Display Data RAM Structure.....	25
Table 8-8 : Write Data bus usage under different bus width and color depth mode.....	26
Table 8-9 : Read Data bus usage under different bus width and color depth mode.....	26
Table 8-10 : Gamma Settings with identical brightness in current drive phase.....	33
Table 9-1 : Controls for column and row counters under different conditions.....	59
Table 9-2 : Colour contrast adjustment.....	75
Table 10-1 : Maximum Ratings.....	94
Table 11-1 : DC Characteristics.....	95
Table 12-1 : AC Characteristics.....	96
Table 12-2 : 6800-Series MCU Parallel Interface Timing Characteristics	97
Table 12-3 : 8080-Series MCU Parallel Interface Timing Characteristics	98
Table 12-4 : Serial Interface Timing Characteristics (4-wire SPI)	99
Table 12-5 : Serial Interface Timing Characteristics (3-wire SPI)	100

FIGURES

Figure 4-1 Block Diagram	8
Figure 5-1 : SSD1355Z Die drawing	9
Figure 6-1 : SSD1355U8R1 Pin assignment	14
Figure 6-2 : SSD1355U12R1 Pin assignment	17
Figure 8-1 : Data read back procedure - insertion of dummy read	22
Figure 8-2 : Example of Write procedure in 8080 parallel interface mode	22
Figure 8-3 : Example of Read procedure in 8080 parallel interface mode	22
Figure 8-4 : Display data read back procedure - insertion of dummy read	23
Figure 8-5 : Write procedure in 4-wire Serial interface mode	24
Figure 8-6 : Write procedure in 3-wire Serial interface mode	24
Figure 8-7 : Oscillator Circuit	27
Figure 8-8 : I_{REF} Current Setting by Resistor Value	28
Figure 8-9 : Segment and Common Driver Block Diagram	29
Figure 8-10 : Segment and Common Driver Signal Waveform	30
Figure 8-11: Gray Scale Control in Segment	31
Figure 8-12 : Relation between GDDRAM content and Gray Scale table entry for three colors in 262K color mode (under command B9h Linear Gamma Look Up Table)	32
Figure 8-13 : Illustration of current drive phase (phase 4) under different Gamma Settings	32
Figure 8-14: The Power ON sequence	34
Figure 8-15: The Power OFF sequence	34
Figure 8-16 $V_{CI} > 2.6V$, V_{DD} regulator enable : pin connection scheme	36
Figure 8-17 V_{DD} regulator disable : pin connection scheme	36
Figure 8-18 : Case 1 - Command sequence for just entering/ exiting sleep mode	37
Figure 8-19 : Case 2 - Command sequence for disabling internal V_{DD} regulator during sleep mode	37
Figure 9-1 : Transition between different modes	51
Figure 9-2 : Example of Inverse Display OFF	52
Figure 9-3 : Example of Inverse Display ON	53
Figure 9-4 : Example of all pixel ON	54
Figure 9-5 : Example of all pixels OFF	55
Figure 9-6 : Example of Disable All Pixels ON/OFF	56
Figure 9-7 : Example of partial display function	61
Figure 9-8 : Address Pointer Movement of Horizontal Address Increment Mode	64
Figure 9-9 : Address Pointer Movement of Vertical Address Increment Mode	65
Figure 9-10 : Example Bit A[5], A[6], A[7] in command MADCTL (36h)	65
Figure 9-11 : COM Pins Hardware Configuration (MUX ratio: 160)	66
Figure 9-12 : Example of Gamma correction by Gamma Look Up table setting	83
Figure 9-13 : Example of Set Display Start Line with no Remap (i.e. Command 36h bit A7=0b)	84
Figure 12-1 : 6800-series MCU parallel interface characteristics	97
Figure 12-2 : 8080-series MCU parallel interface characteristics	98
Figure 12-3 : Serial interface characteristics (4-wire SPI)	99
Figure 12-4 : Serial interface characteristics (3-wire SPI)	100
Figure 13-1 : SSD1355 application example for 18-bit 6800-parallel interface mode (Internal regulated V_{DD})	101

1 GENERAL DESCRIPTION

The SSD1355 is a CMOS OLED/PLED driver with 384 segments and 160 commons output, supporting up to 128RGB x 160 dot matrix display. This chip is designed for Common Cathode type OLED/PLED panel.

The SSD1355 had embedded Graphic Display Data RAM (GDDRAM). It supports with 8, 16, 18 bits 8080 / 6800 parallel interface, Serial Peripheral Interface. It has 256-step contrast and 262K color control, giving vivid color display on OLED panels. This driver IC can be used in many different applications such as MP3, PDA, PMP, mobile phone and Digital Camera.

2 FEATURES

- Resolution: 128 RGB x 160 dot matrix panel
- 262k color depth supported by embedded 128x160x18 bit SRAM display buffer
- Power supply
 - o $V_{DD} = 2.4V - 2.6V$ (Core V_{DD} power supply, can be regulated from V_{CI})
 - o $V_{DDIO} = 1.6V - V_{CI}$ (MCU interface logic level)
 - o $V_{CI} = 2.4V - 3.5V$ (Low voltage power supply)
 - o $V_{CC} = 10.0V - 21.0V$ (Panel driving power supply)
 - o When V_{CI} is lower than 2.6V, V_{DD} should be supplied by external power source
- Segment maximum source current: 200uA
- Common maximum sink current: 80mA
- 256 step brightness current control for the each color component plus 16 step master current control
- Pin selectable MCU Interfaces:
 - o 8/16/18 bits 6800-series parallel interface
 - o 8/16/18 bits 8080-series parallel interface
 - o 3 –wire and 4-wire Serial Peripheral Interface
- Support various color depths
 - o 262k color (6:6:6)
 - o 65k color (5:6:5)
- OLED Driving Scheme: PAM + PWM
- Three programmable Gamma Look Up Tables (GLUT) for red, green and blue. Each GLUT entry size is 7-bit.
- RAM write synchronization signal to avoid flickering when updating new image
- Sleep mode current <10uA with ram data kept
- Non-volatile memory (OTP) for panel calibration
- Row re-mapping and Column re-mapping
- Horizontal and Vertical scrolling
- Programmable Frame Rate and Multiplexing Ratio
- On-Chip Oscillator
- High Power Protection
- Color Swapping Function (RGB – BGR), arranged in RGB sequence when reset
- Slim chip layout for COF
- Operating temperature range -40°C to 85°C.


3 ORDERING INFORMATION

Table 3-1 : Ordering Information

Ordering Part Number	SEG	COM	Package Form	Reference	Remark
SSD1355Z	128RGB	160	Gold Bump Die	Page 9	• Min SEG pad pitch : 27um • Min COM pad pitch : 35um
SSD1355U8R1	128RGB	128	COF	Page 14, 102	• 35mm film, 4 sprocket holes • Output lead pitch: SEG: 0.050mm x 0.999=0.04995mm COM: 0.050mm x 0.999=0.04995mm • 16/8-bit 80/68/SPI interface • Hot bar type COF
SSD1355U12R1	128RGB	160	COF	Page 17, 104	• 35mm film, 4 sprocket hole • Hot bar type COF • 16-bit, 8-bit 8080/6800 interface • SEG lead pitch 0.048mm x 0.999 = 0.047952mm • COM lead pitch 0.048mm x 0.999 = 0.047952mm


4 BLOCK DIAGRAM

Figure 4-1 Block Diagram



5 DIE FLOOR PLAN

Figure 5-1 : SSD1355Z Die drawing



Alignment marks

	Position	Size
+ shape	(-4988.93 , 42.65)	75um x 75um
+ shape	(4988.93 , 14.46)	75um x 75um

Die Size	10.852mm x 1.65mm
Die Thickness	457um
Min I/O pd pitch	70um
Min SEG pad pitch	27um
Min COM pad pitch	35um
Bump Height	nominal 15um

Bump Size	
Pad #	size [um ²]
217-607	18um x 84um
1-62, 129-190, 192-215, 609-632	26um x 60um
63-128	45um x 90um
191, 633	50um x 60um
216, 608	50um x 84um

Table 5-1 : SSD1355Z Pin Assignment Table

Pad#	Signal	X-pos	Y-pos	Pad#	Signal	X-pos	Y-pos	Pad#	Signal	X-pos	Y-pos	Pad#	Signal	X-pos	Y-pos
1	VLSS	-5078.9	-724.45	81	VDDIO	-1440.59	-709.45	161	COM49	4063.9	-724.45	241	SA8	4620.45	744
2	VLSS	-5043.9	-724.45	82	BS1	-1370.39	-709.45	162	COM48	4098.9	-724.45	242	SB8	4593.45	744
3	COM102	-5008.9	-724.45	83	VSS	-1300.59	-709.45	163	COM47	4133.9	-724.45	243	SC8	4566.45	744
4	COM103	-4973.9	-724.45	84	TE	-1209.17	-709.45	164	COM46	4168.9	-724.45	244	SA9	4539.45	744
5	COM104	-4938.9	-724.45	85	CL	-1119.53	-709.45	165	COM45	4203.9	-724.45	245	SB9	4512.45	744
6	COM105	-4903.9	-724.45	86	VSS	-1049.53	-709.45	166	COM44	4238.9	-724.45	246	SC9	4485.45	744
7	COM106	-4868.9	-724.45	87	CS#	-979.53	-709.45	167	COM43	4273.9	-724.45	247	SA10	4458.45	744
8	COM107	-4833.9	-724.45	88	RES#	-909.53	-709.45	168	COM42	4308.9	-724.45	248	SB10	4431.45	744
9	COM108	-4798.9	-724.45	89	D/C#	-839.53	-709.45	169	COM41	4343.9	-724.45	249	SC10	4404.45	744
10	COM109	-4763.9	-724.45	90	R/W# (WR#)	-699.62	-709.45	170	COM40	4378.9	-724.45	250	SA11	4377.45	744
11	COM110	-4728.9	-724.45	91	E (RD#)	-629.44	-709.45	171	COM39	4413.9	-724.45	251	SB11	4350.45	744
12	COM111	-4693.9	-724.45	92	VDDIO	-559.53	-709.45	172	COM38	4448.9	-724.45	252	SC11	4323.45	744
13	COM112	-4658.9	-724.45	93	VPP	-446.09	-709.45	173	COM37	4483.9	-724.45	253	SA12	4296.45	744
14	COM113	-4623.9	-724.45	94	VPP	-376.09	-709.45	174	COM36	4518.9	-724.45	254	SB12	4269.45	744
15	COM114	-4588.9	-724.45	95	VPP	-283.43	-709.45	175	COM35	4553.9	-724.45	255	SC12	4242.45	744
16	COM115	-4553.9	-724.45	96	VDD	-126.55	-709.45	176	COM34	4588.9	-724.45	256	SA13	4215.45	744
17	COM116	-4518.9	-724.45	97	VDD	-56.55	-709.45	177	COM33	4623.9	-724.45	257	SB13	4188.45	744
18	COM117	-4483.9	-724.45	98	VDD	56.89	-709.45	178	COM32	4658.9	-724.45	258	SC13	4161.45	744
19	COM118	-4448.9	-724.45	99	VCI	170.33	-709.45	179	COM31	4693.9	-724.45	259	SA14	4134.45	744
20	COM119	-4413.9	-724.45	100	D0	261.75	-709.45	180	COM30	4728.9	-724.45	260	SB14	4107.45	744
21	COM120	-4378.9	-724.45	101	D1	347.15	-709.45	181	COM29	4763.9	-724.45	261	SC14	4080.45	744
22	COM121	-4343.9	-724.45	102	D2	456.99	-709.45	182	COM28	4798.9	-724.45	262	SA15	4053.45	744
23	COM122	-4308.9	-724.45	103	D3	542.39	-709.45	183	COM27	4833.9	-724.45	263	SB15	4026.45	744
24	COM123	-4273.9	-724.45	104	D4	652.23	-709.45	184	COM26	4868.9	-724.45	264	SC15	3999.45	744
25	COM124	-4238.9	-724.45	105	D5	737.63	-709.45	185	COM25	4903.9	-724.45	265	SA16	3972.45	744
26	COM125	-4203.9	-724.45	106	D6	847.47	-709.45	186	COM24	4938.9	-724.45	266	SB16	3945.45	744
27	COM126	-4168.9	-724.45	107	D7	932.87	-709.45	187	COM23	4973.9	-724.45	267	SC16	3918.45	744
28	COM127	-4133.9	-724.45	108	D8	1042.71	-709.45	188	COM22	5008.9	-724.45	268	SA17	3891.45	744
29	COM128	-4098.9	-724.45	109	D9	1128.11	-709.45	189	VLSS	5043.9	-724.45	269	SB17	3864.45	744
30	COM129	-4063.9	-724.45	110	D10	1237.95	-709.45	190	VLSS	5078.9	-724.45	270	SC17	3837.45	744
31	COM130	-4028.9	-724.45	111	D11	1323.35	-709.45	191	VLSS	5325.45	-742.15	271	SA18	3810.45	744
32	COM131	-3993.9	-724.45	112	D12	1433.19	-709.45	192	COM21	5325.45	-695.15	272	SB18	3783.45	744
33	COM132	-3958.9	-724.45	113	D13	1518.59	-709.45	193	COM20	5325.45	-660.15	273	SC18	3756.45	744
34	COM133	-3923.9	-724.45	114	D14	1628.43	-709.45	194	COM19	5325.45	-625.15	274	SA19	3729.45	744
35	COM134	-3888.9	-724.45	115	D15	1713.83	-709.45	195	COM18	5325.45	-590.15	275	SB19	3702.45	744
36	COM135	-3853.9	-724.45	116	D16	1823.67	-709.45	196	COM17	5325.45	-555.15	276	SC19	3675.45	744
37	COM136	-3818.9	-724.45	117	D17	1909.07	-709.45	197	COM16	5325.45	-520.15	277	SA20	3648.45	744
38	COM137	-3783.9	-724.45	118	VSS	2000.49	-709.45	198	COM15	5325.45	-485.15	278	SB20	3621.45	744
39	COM138	-3748.9	-724.45	119	BGGND	2070.49	-709.45	199	COM14	5325.45	-450.15	279	SC20	3594.45	744
40	COM139	-3713.9	-724.45	120	CLS	2140.49	-709.45	200	COM13	5325.45	-415.15	280	SA21	3567.45	744
41	COM140	-3678.9	-724.45	121	VCI	2210.49	-709.45	201	COM12	5325.45	-380.15	281	SB21	3540.45	744
42	COM141	-3643.9	-724.45	122	VDDIO	2367.37	-709.45	202	COM11	5325.45	-345.15	282	SC21	3513.45	744
43	COM142	-3608.9	-724.45	123	VDD	2437.37	-709.45	203	COM10	5325.45	-310.15	283	SA22	3486.45	744
44	COM143	-3573.9	-724.45	124	IREF	2550.81	-709.45	204	COM9	5325.45	-275.15	284	SB22	3459.45	744
45	COM144	-3538.9	-724.45	125	VCOMH	2620.81	-709.45	205	COM8	5325.45	-240.15	285	SC22	3432.45	744
46	COM145	-3503.9	-724.45	126	VCOMH	2690.81	-709.45	206	COM7	5325.45	-205.15	286	SA23	3405.45	744
47	COM146	-3468.9	-724.45	127	VCC	2792.29	-709.45	207	COM6	5325.45	-170.15	287	SB23	3378.45	744
48	COM147	-3433.9	-724.45	128	VCC	2862.29	-709.45	208	COM5	5325.45	-135.15	288	SC23	3351.45	744
49	COM148	-3398.9	-724.45	129	VLSS	2943.9	-724.45	209	COM4	5325.45	-100.15	289	SA24	3324.45	744
50	COM149	-3363.9	-724.45	130	VLSS	2978.9	-724.45	210	COM3	5325.45	-65.15	290	SB24	3297.45	744
51	COM150	-3328.9	-724.45	131	COM79	3013.9	-724.45	211	COM2	5325.45	-30.15	291	SC24	3270.45	744
52	COM151	-3293.9	-724.45	132	COM78	3048.9	-724.45	212	COM1	5325.45	4.85	292	SA25	3243.45	744
53	COM152	-3258.9	-724.45	133	COM77	3083.9	-724.45	213	COM0	5325.45	39.85	293	SB25	3216.45	744
54	COM153	-3223.9	-724.45	134	COM76	3118.9	-724.45	214	VLSS	5325.45	74.85	294	SC25	3189.45	744
55	COM154	-3188.9	-724.45	135	COM75	3153.9	-724.45	215	VLSS	5325.45	109.85	295	SA26	3162.45	744
56	COM155	-3153.9	-724.45	136	COM74	3188.9	-724.45	216	VCC	5337.26	744	296	SB26	3135.45	744
57	COM156	-3118.9	-724.45	137	COM73	3223.9	-724.45	217	SA0	5268.45	744	297	SC26	3108.45	744
58	COM157	-3083.9	-724.45	138	COM72	3258.9	-724.45	218	SB0	5241.45	744	298	SA27	3081.45	744
59	COM158	-3048.9	-724.45	139	COM71	3293.9	-724.45	219	SC0	5214.45	744	299	SB27	3054.45	744
60	COM159	-3013.9	-724.45	140	COM70	3328.9	-724.45	220	SA1	5187.45	744	300	SC27	3027.45	744
61	VLSS	-2978.9	-724.45	141	COM69	3363.9	-724.45	221	SB1	5160.45	744	301	SA28	3000.45	744
62	VLSS	-2943.9	-724.45	142	COM68	3398.9	-724.45	222	SC1	5133.45	744	302	SB28	2973.45	744
63	VCC	-2876.99	-709.45	143	COM67	3433.9	-724.45	223	SA2	5106.45	744	303	SC28	2946.45	744
64	VCC	-2806.99	-709.45	144	COM66	3468.9	-724.45	224	SB2	5079.45	744	304	SA29	2919.45	744
65	VCOMH	-2705.51	-709.45	145	COM65	3503.9	-724.45	225	SC2	5052.45	744	305	SB29	2892.45	744
66	VCOMH	-2635.51	-709.45	146	COM64	3538.9	-724.45	226	SA3	5025.45	744	306	SC29	2865.45	744
67	VSS	-2565.51	-709.45	147	COM63	3573.9	-724.45	227	SB3	4998.45	744	307	SA30	2838.45	744
68	VSS	-2495.51	-709.45	148	COM62	3608.9	-724.45	228	SC3	4971.45	744	308	SB30	2811.45	744
69	VSL	-2425.51	-709.45	149	COM61	3643.9	-724.45	229	SA4	4944.45	744	309	SC30	2784.45	744
70	VSL	-2355.51	-709.45	150	COM60	3678.9	-724.45	230	SB4	4917.45	744	310	SA31	2757.45	744
71	VCI	-2285.51	-709.45	151	COM59	3713.9	-724.45	231	SC4	4890.45	744	311	SB31	2730.45	744
72	VCI	-2215.51	-709.45	152	COM58	3748.9	-724.45	232	SA5	4863.45	744	312	SC31	2703.45	744
73	VDDIO	-2102.07	-709.45	153	COM57	3783.9	-724.45	233	SB5	4836.45	744	313	SA32	2676.45	744
74	VDDIO	-2032.07	-709.45	154	COM56	3818.9	-724.45	234	SC5	4809.45	744	314	SB32	2649.45	744
75	VDD	-1918.63	-709.45	155	COM55	3853.9	-724.45	235	SA6	4782.45	744	315	SC32	2622.45	744
76	VLSS	-1848.63	-709.45	156	COM54	3888.9	-724.45	236	SB6	4755.45	744	316	SA33	2595.45	744
77	GPIO0	-1757.21	-709.45	157	COM53	3923.9	-724.45	237	SC6	4728.45	744	317	SB33	2568.45	744
78	GPIO1	-1671.81	-709.45	158	COM52	3958.9	-724.45	238	SA7	4701.45	744	318	SC33	2541.45	744
79	VSS	-1580.59	-709.45	159	COM51	3993.9	-724.45	239	SB7	4674.45	744	319	SA34	2514.45	744
80	BS0	-1510.39	-709.45	160	COM50	4028.9	-724.45	240	SC7	4647.45	744	320	SB34	2487.45	

Pad#	Signal	X-pos	Y-pos	Pad#	Signal	X-pos	Y-pos	Pad#	Signal	X-pos	Y-pos	Pad#	Signal	X-pos	Y-pos
321	SC34	2460.45	744	401	SB61	300.45	744	481	SC85	-1859.55	744	561	SB112	-4019.55	744
322	SA35	2433.45	744	402	SC61	273.45	744	482	SA86	-1886.55	744	562	SC112	-4046.55	744
323	SB35	2406.45	744	403	SA62	246.45	744	483	SB86	-1913.55	744	563	SA113	-4073.55	744
324	SC35	2379.45	744	404	SB62	219.45	744	484	SC86	-1940.55	744	564	SB113	-4100.55	744
325	SA36	2352.45	744	405	SC62	192.45	744	485	SA87	-1967.55	744	565	SC113	-4127.55	744
326	SB36	2325.45	744	406	SA63	165.45	744	486	SB87	-1994.55	744	566	SA114	-4154.55	744
327	SC36	2298.45	744	407	SB63	138.45	744	487	SC87	-2021.55	744	567	SB114	-4181.55	744
328	SA37	2271.45	744	408	SC63	111.45	744	488	SA88	-2048.55	744	568	SC114	-4208.55	744
329	SB37	2244.45	744	409	SA64	84.45	744	489	SB88	-2075.55	744	569	SA115	-4235.55	744
330	SC37	2217.45	744	410	SB64	57.45	744	490	SC88	-2102.55	744	570	SB115	-4262.55	744
331	SA38	2190.45	744	411	SC64	30.45	744	491	SA89	-2129.55	744	571	SC115	-4289.55	744
332	SB38	2163.45	744	412	SA65	3.45	744	492	SB89	-2156.55	744	572	SA116	-4316.55	744
333	SC38	2136.45	744	413	SB65	-23.55	744	493	SC89	-2183.55	744	573	SB116	-4343.55	744
334	SA39	2109.45	744	414	SC65	-50.55	744	494	SA90	-2210.55	744	574	SC116	-4370.55	744
335	SB39	2082.45	744	415	SA66	-77.55	744	495	SB90	-2237.55	744	575	SA117	-4397.55	744
336	SC39	2055.45	744	416	SB66	-104.55	744	496	SC90	-2264.55	744	576	SB117	-4424.55	744
337	SA40	2028.45	744	417	SC66	-131.55	744	497	SA91	-2291.55	744	577	SC117	-4451.55	744
338	SB40	2001.45	744	418	SA67	-158.55	744	498	SB91	-2318.55	744	578	SA118	-4478.55	744
339	SC40	1974.45	744	419	SB67	-185.55	744	499	SC91	-2345.55	744	579	SB118	-4505.55	744
340	SA41	1947.45	744	420	SC67	-212.55	744	500	SA92	-2372.55	744	580	SC118	-4532.55	744
341	SB41	1920.45	744	421	SA68	-239.55	744	501	SB92	-2399.55	744	581	SA119	-4559.55	744
342	SC41	1893.45	744	422	SB68	-266.55	744	502	SC92	-2426.55	744	582	SB119	-4586.55	744
343	SA42	1866.45	744	423	SC68	-293.55	744	503	SA93	-2453.55	744	583	SC119	-4613.55	744
344	SB42	1839.45	744	424	SA69	-320.55	744	504	SB93	-2480.55	744	584	SA120	-4640.55	744
345	SC42	1812.45	744	425	SB69	-347.55	744	505	SC93	-2507.55	744	585	SB120	-4667.55	744
346	SA43	1785.45	744	426	SC69	-374.55	744	506	SA94	-2534.55	744	586	SC120	-4694.55	744
347	SB43	1758.45	744	427	SA70	-401.55	744	507	SB94	-2561.55	744	587	SA121	-4721.55	744
348	SC43	1731.45	744	428	SB70	-428.55	744	508	SC94	-2588.55	744	588	SB121	-4748.55	744
349	SA44	1704.45	744	429	SC70	-455.55	744	509	SA95	-2615.55	744	589	SC121	-4775.55	744
350	SB44	1677.45	744	430	SA71	-482.55	744	510	SB95	-2642.55	744	590	SA122	-4802.55	744
351	SC44	1650.45	744	431	SB71	-509.55	744	511	SC95	-2669.55	744	591	SB122	-4829.55	744
352	SA45	1623.45	744	432	SC71	-536.55	744	512	SA96	-2696.55	744	592	SC122	-4856.55	744
353	SB45	1596.45	744	433	SA72	-563.55	744	513	SB96	-2723.55	744	593	SA123	-4883.55	744
354	SC45	1569.45	744	434	SB72	-590.55	744	514	SC96	-2750.55	744	594	SB123	-4910.55	744
355	SA46	1542.45	744	435	SC72	-617.55	744	515	SA97	-2777.55	744	595	SC123	-4937.55	744
356	SB46	1515.45	744	436	SA73	-644.55	744	516	SB97	-2804.55	744	596	SA124	-4964.55	744
357	SC46	1488.45	744	437	SB73	-671.55	744	517	SC97	-2831.55	744	597	SB124	-4991.55	744
358	SA47	1461.45	744	438	SC73	-698.55	744	518	SA98	-2858.55	744	598	SC124	-5018.55	744
359	SB47	1434.45	744	439	VSS	-725.55	744	519	SB98	-2885.55	744	599	SA125	-5045.55	744
360	SC47	1407.45	744	440	VSS	-752.55	744	520	SC98	-2912.55	744	600	SB125	-5072.55	744
361	SA48	1380.45	744	441	VSS	-779.55	744	521	SA99	-2939.55	744	601	SC125	-5099.55	744
362	SB48	1353.45	744	442	VSS	-806.55	744	522	SB99	-2966.55	744	602	SA126	-5126.55	744
363	SC48	1326.45	744	443	VSS	-833.55	744	523	SC99	-2993.55	744	603	SB126	-5153.55	744
364	SA49	1299.45	744	444	VSS	-860.55	744	524	SA100	-3020.55	744	604	SC126	-5180.55	744
365	SB49	1272.45	744	445	VSS	-887.55	744	525	SB100	-3047.55	744	605	SA127	-5207.55	744
366	SC49	1245.45	744	446	SA74	-914.55	744	526	SC100	-3074.55	744	606	SB127	-5234.55	744
367	SA50	1218.45	744	447	SB74	-941.55	744	527	SA101	-3101.55	744	607	SC127	-5261.55	744
368	SB50	1191.45	744	448	SC74	-968.55	744	528	SB101	-3128.55	744	608	VCC	-5337.26	744
369	SC50	1164.45	744	449	SA75	-995.55	744	529	SC101	-3155.55	744	609	VLSS	-5325.45	109.85
370	SA51	1137.45	744	450	SB75	-1022.55	744	530	SA102	-3182.55	744	610	VLSS	-5325.45	74.85
371	SB51	1110.45	744	451	SC75	-1049.55	744	531	SB102	-3209.55	744	611	COM80	-5325.45	39.85
372	SC51	1083.45	744	452	SA76	-1076.55	744	532	SC102	-3236.55	744	612	COM81	-5325.45	4.85
373	SA52	1056.45	744	453	SB76	-1103.55	744	533	SA103	-3263.55	744	613	COM82	-5325.45	-30.15
374	SB52	1029.45	744	454	SC76	-1130.55	744	534	SB103	-3290.55	744	614	COM83	-5325.45	-65.15
375	SC52	1002.45	744	455	SA77	-1157.55	744	535	SC103	-3317.55	744	615	COM84	-5325.45	-100.15
376	SA53	975.45	744	456	SB77	-1184.55	744	536	SA104	-3344.55	744	616	COM85	-5325.45	-135.15
377	SB53	948.45	744	457	SC77	-1211.55	744	537	SB104	-3371.55	744	617	COM86	-5325.45	-170.15
378	SC53	921.45	744	458	SA78	-1238.55	744	538	SC104	-3398.55	744	618	COM87	-5325.45	-205.15
379	SA54	894.45	744	459	SB78	-1265.55	744	539	SA105	-3425.55	744	619	COM88	-5325.45	-240.15
380	SB54	867.45	744	460	SC78	-1292.55	744	540	SB105	-3452.55	744	620	COM89	-5325.45	-275.15
381	SC54	840.45	744	461	SA79	-1319.55	744	541	SC105	-3479.55	744	621	COM90	-5325.45	-310.15
382	SA55	813.45	744	462	SB79	-1346.55	744	542	SA106	-3506.55	744	622	COM91	-5325.45	-345.15
383	SB55	786.45	744	463	SC79	-1373.55	744	543	SB106	-3533.55	744	623	COM92	-5325.45	-380.15
384	SC55	759.45	744	464	SA80	-1400.55	744	544	SC106	-3560.55	744	624	COM93	-5325.45	-415.15
385	SA56	732.45	744	465	SB80	-1427.55	744	545	SA107	-3587.55	744	625	COM94	-5325.45	-450.15
386	SB56	705.45	744	466	SC80	-1454.55	744	546	SB107	-3614.55	744	626	COM95	-5325.45	-485.15
387	SC56	678.45	744	467	SA81	-1481.55	744	547	SC107	-3641.55	744	627	COM96	-5325.45	-520.15
388	SA57	651.45	744	468	SB81	-1508.55	744	548	SA108	-3668.55	744	628	COM97	-5325.45	-555.15
389	SB57	624.45	744	469	SC81	-1535.55	744	549	SB108	-3695.55	744	629	COM98	-5325.45	-590.15
390	SC57	597.45	744	470	SA82	-1562.55	744	550	SC108	-3722.55	744	630	COM99	-5325.45	-625.15
391	SA58	570.45	744	471	SB82	-1589.55	744	551	SA109	-3749.55	744	631	COM100	-5325.45	-660.15
392	SB58	543.45	744	472	SC82	-1616.55	744	552	SB109	-3776.55	744	632	COM101	-5325.45	-695.15
393	SC58	516.45	744	473	SA83	-1643.55	744	553	SC109	-3803.55	744	633	VLSS	-5325.45	-742.15
394	SA59	489.45	744	474	SB83	-1670.55	744	554	SA110	-3830.55	744				
395	SB59	462.45	744	475	SC83	-1697.55	744	555	SB110	-3857.55	744				
396	SC59	435.45	744	476	SA84	-1724.55	744	556	SC110	-3884.55	744				
397	SA60	408.45	744	477	SB84	-1751.55	744	557	SA111	-3911.55	744				
398	SB60	381.45	744	478	SC84	-1778.55	744	558	SB111	-3938.55	744				
399	SC60	354.45	744	479	SA85	-1805.55	744	559	SC111	-3965.55	744				
400	SA61	327.45	744	480	SB85	-1832.55	744	560	SA112	-3992.55	744				

6 PIN ARRANGEMENT

6.1 SSD1355U8R1 Pin assignment

Table 6-1 : SSD1355U8R1 Pin assignment

Pin#	Pin name	Pin#	Pin name	Pin#	Pin name	Pin#	Pin name
1	NC	81	COM45	161	SC114	241	SA88
2	VLSS	82	COM43	162	SB114	242	SC87
3	VCC	83	COM41	163	SA114	243	SB87
4	VCOMH	84	COM39	164	SC113	244	SA87
5	IREF	85	COM37	165	SB113	245	SC86
6	VSS	86	COM35	166	SA113	246	SB86
7	D15	87	COM33	167	SC112	247	SA86
8	D14	88	COM31	168	SB112	248	SC85
9	D13	89	COM29	169	SA112	249	SB85
10	D12	90	COM27	170	SC111	250	SA85
11	D11	91	COM25	171	SB111	251	SC84
12	D10	92	COM23	172	SA111	252	SB84
13	D9	93	COM21	173	SC110	253	SA84
14	D8	94	COM19	174	SB110	254	SC83
15	D7	95	COM17	175	SA110	255	SB83
16	D6	96	COM15	176	SC109	256	SA83
17	D5	97	COM13	177	SB109	257	SC82
18	D4	98	COM11	178	SA109	258	SB82
19	D3	99	COM9	179	SC108	259	SA82
20	D2	100	COM7	180	SB108	260	SC81
21	D1	101	COM5	181	SA108	261	SB81
22	D0	102	COM3	182	SC107	262	SA81
23	VDD	103	COM1	183	SB107	263	SC80
24	VPP	104	NC	184	SA107	264	SB80
25	E/RD#	105	NC	185	SC106	265	SA80
26	R/W#	106	NC	186	SB106	266	SC79
27	D/C#	107	NC	187	SA106	267	SB79
28	RES#	108	NC	188	SC105	268	SA79
29	CS#	109	NC	189	SB105	269	SC78
30	BS1	110	NC	190	SA105	270	SB78
31	BS0	111	NC	191	SC104	271	SA78
32	VDDIO	112	NC	192	SB104	272	SC77
33	VCI	113	NC	193	SA104	273	SB77
34	VSL	114	NC	194	SC103	274	SA77
35	VCC	115	NC	195	SB103	275	SC76
36	VLSS	116	NC	196	SA103	276	SB76
37	NC	117	NC	197	SC102	277	SA76
38	NC	118	NC	198	SB102	278	SC75
39	NC	119	NC	199	SA102	279	SB75
40	COM127	120	NC	200	SC101	280	SA75
41	COM125	121	NC	201	SB101	281	SC74
42	COM123	122	SC127	202	SA101	282	SB74
43	COM121	123	SB127	203	SC100	283	SA74
44	COM119	124	SA127	204	SB100	284	SC73
45	COM117	125	SC126	205	SA100	285	SB73
46	COM115	126	SB126	206	SC99	286	SA73
47	COM113	127	SA126	207	SB99	287	SC72
48	COM111	128	SC125	208	SA99	288	SB72
49	COM109	129	SB125	209	SC98	289	SA72
50	COM107	130	SA125	210	SB98	290	SC71
51	COM105	131	SC124	211	SA98	291	SB71
52	COM103	132	SB124	212	SC97	292	SA71
53	COM101	133	SA124	213	SB97	293	SC70
54	COM99	134	SC123	214	SA97	294	SB70
55	COM97	135	SB123	215	SC96	295	SA70
56	COM95	136	SA123	216	SB96	296	SC69
57	COM93	137	SC122	217	SA96	297	SB69
58	COM91	138	SB122	218	SC95	298	SA69
59	COM89	139	SA122	219	SB95	299	SC68
60	COM87	140	SC121	220	SA95	300	SB68
61	COM85	141	SB121	221	SC94	301	SA68
62	COM83	142	SA121	222	SB94	302	SC67
63	COM81	143	SC120	223	SA94	303	SB67
64	COM79	144	SB120	224	SC93	304	SA67
65	COM77	145	SA120	225	SB93	305	SC66
66	COM75	146	SC119	226	SA93	306	SB66
67	COM73	147	SB119	227	SC92	307	SA66
68	COM71	148	SA119	228	SB92	308	SC65
69	COM69	149	SC118	229	SA92	309	SB65
70	COM67	150	SB118	230	SC91	310	SA65
71	COM65	151	SA118	231	SB91	311	SC64
72	COM63	152	SC117	232	SA91	312	SB64
73	COM61	153	SB117	233	SC90	313	SA64
74	COM59	154	SA117	234	SB90	314	SC63
75	COM57	155	SC116	235	SA90	315	SB63
76	COM55	156	SB116	236	SC89	316	SA63
77	COM53	157	SA116	237	SB89	317	SC62
78	COM51	158	SC115	238	SA89	318	SB62
79	COM49	159	SB115	239	SC88	319	SA62
80	COM47	160	SA115	240	SB88	320	SC61

Pin#	Pin name
321	SB61
322	SA61
323	SC60
324	SB60
325	SA60
326	SC59
327	SB59
328	SA59
329	SC58
330	SB58
331	SA58
332	SC57
333	SB57
334	SA57
335	SC56
336	SB56
337	SA56
338	SC55
339	SB55
340	SA55
341	SC54
342	SB54
343	SA54
344	SC53
345	SB53
346	SA53
347	SC52
348	SB52
349	SA52
350	SC51
351	SB51
352	SA51
353	SC50
354	SB50
355	SA50
356	SC49
357	SB49
358	SA49
359	SC48
360	SB48
361	SA48
362	SC47
363	SB47
364	SA47
365	SC46
366	SB46
367	SA46
368	SC45
369	SB45
370	SA45
371	SC44
372	SB44
373	SA44
374	SC43
375	SB43
376	SA43
377	SC42
378	SB42
379	SA42
380	SC41
381	SB41
382	SA41
383	SC40
384	SB40
385	SA40
386	SC39
387	SB39
388	SA39
389	SC38
390	SB38
391	SA38
392	SC37
393	SB37
394	SA37
395	SC36
396	SB36
397	SA36
398	SC35
399	SB35
400	SA35

Pin#	Pin name
401	SC34
402	SB34
403	SA34
404	SC33
405	SB33
406	SA33
407	SC32
408	SB32
409	SA32
410	SC31
411	SB31
412	SA31
413	SC30
414	SB30
415	SA30
416	SC29
417	SB29
418	SA29
419	SC28
420	SB28
421	SA28
422	SC27
423	SB27
424	SA27
425	SC26
426	SB26
427	SA26
428	SC25
429	SB25
430	SA25
431	SC24
432	SB24
433	SA24
434	SC23
435	SB23
436	SA23
437	SC22
438	SB22
439	SA22
440	SC21
441	SB21
442	SA21
443	SC20
444	SB20
445	SA20
446	SC19
447	SB19
448	SA19
449	SC18
450	SB18
451	SA18
452	SC17
453	SB17
454	SA17
455	SC16
456	SB16
457	SA16
458	SC15
459	SB15
460	SA15
461	SC14
462	SB14
463	SA14
464	SC13
465	SB13
466	SA13
467	SC12
468	SB12
469	SA12
470	SC11
471	SB11
472	SA11
473	SC10
474	SB10
475	SA10
476	SC9
477	SB9
478	SA9
479	SC8
480	SB8

Pin#	Pin name
481	SA8
482	SC7
483	SB7
484	SA7
485	SC6
486	SB6
487	SA6
488	SC5
489	SB5
490	SA5
491	SC4
492	SB4
493	SA4
494	SC3
495	SB3
496	SA3
497	SC2
498	SB2
499	SA2
500	SC1
501	SB1
502	SA1
503	SC0
504	SB0
505	SA0
506	NC
507	NC
508	NC
509	NC
510	NC
511	NC
512	NC
513	NC
514	NC
515	NC
516	NC
517	NC
518	NC
519	NC
520	NC
521	NC
522	NC
523	NC
524	COM0
525	COM2
526	COM4
527	COM6
528	COM8
529	COM10
530	COM12
531	COM14
532	COM16
533	COM18
534	COM20
535	COM22
536	COM24
537	COM26
538	COM28
539	COM30
540	COM32
541	COM34
542	COM36
543	COM38
544	COM40
545	COM42
546	COM44
547	COM46
548	COM48
549	COM50
550	COM52
551	COM54
552	COM56
553	COM58
554	COM60
555	COM62
556	COM64
557	COM66
558	COM68
559	COM70
560	COM72

Pin#	Pin name
561	COM74
562	COM76
563	COM78
564	COM80
565	COM82
566	COM84
567	COM86
568	COM88
569	COM90
570	COM92
571	COM94
572	COM96
573	COM98
574	COM100
575	COM102
576	COM104
577	COM106
578	COM108
579	COM110
580	COM112
581	COM114
582	COM116
583	COM118
584	COM120
585	COM122
586	COM124
587	COM126
588	NC
589	NC

Figure 6-1 : SSD1355U8R1 Pin assignment

NC	589
VLSS	588
VCC	587
VCOMH	586
IREF	.
VSS	.
D15	525
D14	524
D13	523
D12	506
D11	505
D10	504
D9	503
D8	502
D7	501
D6	500
D5	.
D4	.
D3	.
D2	.
D1	.
D0	.
VDD	127
VPP	126
E/RD#	125
R/W#	124
D/C#	123
RES#	122
CS#	121
BS1	.
BS0	.
VDDIO	104
VCI	103
VSL	102
VCC	.
VLSS	.
NC	41
	40
	39
	38

6.2 SSD1355U12R1 Pin assignment

Table 6-2 : SSD1355U12R1 Pin assignment

Pin#	Pin name	Pin#	Pin name	Pin#	Pin name	Pin#	Pin name
1	NC	81	COM89	161	SC119	241	SA93
2	VLSS	82	COM87	162	SB119	242	SC92
3	NC	83	COM85	163	SA119	243	SB92
4	VCC	84	COM83	164	SC118	244	SA92
5	NC	85	COM81	165	SB118	245	SC91
6	VSS	86	COM79	166	SA118	246	SB91
7	VSL	87	COM77	167	SC117	247	SA91
8	VCI	88	COM75	168	SB117	248	SC90
9	VDDIO	89	COM73	169	SA117	249	SB90
10	BS0	90	COM71	170	SC116	250	SA90
11	BS1	91	COM69	171	SB116	251	SC89
12	TE	92	COM67	172	SA116	252	SB89
13	CS#	93	COM65	173	SC115	253	SA89
14	RES#	94	COM63	174	SB115	254	SC88
15	D/C#	95	COM61	175	SA115	255	SB88
16	R/W#	96	COM59	176	SC114	256	SA88
17	E/RD#	97	COM57	177	SB114	257	SC87
18	VPP	98	COM55	178	SA114	258	SB87
19	VDD	99	COM53	179	SC113	259	SA87
20	D0	100	COM51	180	SB113	260	SC86
21	D1	101	COM49	181	SA113	261	SB86
22	D2	102	COM47	182	SC112	262	SA86
23	D3	103	COM45	183	SB112	263	SC85
24	D4	104	COM43	184	SA112	264	SB85
25	D5	105	COM41	185	SC111	265	SA85
26	D6	106	COM39	186	SB111	266	SC84
27	D7	107	COM37	187	SA111	267	SB84
28	D8	108	COM35	188	SC110	268	SA84
29	D9	109	COM33	189	SB110	269	SC83
30	D10	110	COM31	190	SA110	270	SB83
31	D11	111	COM29	191	SC109	271	SA83
32	D12	112	COM27	192	SB109	272	SC82
33	D13	113	COM25	193	SA109	273	SB82
34	D14	114	COM23	194	SC108	274	SA82
35	D15	115	COM21	195	SB108	275	SC81
36	VSS	116	COM19	196	SA108	276	SB81
37	IREF	117	COM17	197	SC107	277	SA81
38	VCOMH	118	COM15	198	SB107	278	SC80
39	VCC	119	COM13	199	SA107	279	SB80
40	NC	120	COM11	200	SC106	280	SA80
41	VLSS	121	COM9	201	SB106	281	SC79
42	NC	122	COM7	202	SA106	282	SB79
43	NC	123	COM5	203	SC105	283	SA79
44	NC	124	COM3	204	SB105	284	SC78
45	NC	125	COM1	205	SA105	285	SB78
46	COM159	126	NC	206	SC104	286	SA78
47	COM157	127	NC	207	SB104	287	SC77
48	COM155	128	NC	208	SA104	288	SB77
49	COM153	129	NC	209	SC103	289	SA77
50	COM151	130	NC	210	SB103	290	SC76
51	COM149	131	NC	211	SA103	291	SB76
52	COM147	132	NC	212	SC102	292	SA76
53	COM145	133	NC	213	SB102	293	SC75
54	COM143	134	NC	214	SA102	294	SB75
55	COM141	135	NC	215	SC101	295	SA75
56	COM139	136	NC	216	SB101	296	SC74
57	COM137	137	SC127	217	SA101	297	SB74
58	COM135	138	SB127	218	SC100	298	SA74
59	COM133	139	SA127	219	SB100	299	SC73
60	COM131	140	SC126	220	SA100	300	SB73
61	COM129	141	SB126	221	SC99	301	SA73
62	COM127	142	SA126	222	SB99	302	SC72
63	COM125	143	SC125	223	SA99	303	SB72
64	COM123	144	SB125	224	SC98	304	SA72
65	COM121	145	SA125	225	SB98	305	SC71
66	COM119	146	SC124	226	SA98	306	SB71
67	COM117	147	SB124	227	SC97	307	SA71
68	COM115	148	SA124	228	SB97	308	SC70
69	COM113	149	SC123	229	SA97	309	SB70
70	COM111	150	SB123	230	SC96	310	SA70
71	COM109	151	SA123	231	SB96	311	SC69
72	COM107	152	SC122	232	SA96	312	SB69
73	COM105	153	SB122	233	SC95	313	SA69
74	COM103	154	SA122	234	SB95	314	SC68
75	COM101	155	SC121	235	SA95	315	SB68
76	COM99	156	SB121	236	SC94	316	SA68
77	COM97	157	SA121	237	SB94	317	SC67
78	COM95	158	SC120	238	SA94	318	SB67
79	COM93	159	SB120	239	SC93	319	SA67
80	COM91	160	SA120	240	SB93	320	SC66


Pin#	Pin name
321	SB66
322	SA66
323	SC65
324	SB65
325	SA65
326	SC64
327	SB64
328	SA64
329	SC63
330	SB63
331	SA63
332	SC62
333	SB62
334	SA62
335	SC61
336	SB61
337	SA61
338	SC60
339	SB60
340	SA60
341	SC59
342	SB59
343	SA59
344	SC58
345	SB58
346	SA58
347	SC57
348	SB57
349	SA57
350	SC56
351	SB56
352	SA56
353	SC55
354	SB55
355	SA55
356	SC54
357	SB54
358	SA54
359	SC53
360	SB53
361	SA53
362	SC52
363	SB52
364	SA52
365	SC51
366	SB51
367	SA51
368	SC50
369	SB50
370	SA50
371	SC49
372	SB49
373	SA49
374	SC48
375	SB48
376	SA48
377	SC47
378	SB47
379	SA47
380	SC46
381	SB46
382	SA46
383	SC45
384	SB45
385	SA45
386	SC44
387	SB44
388	SA44
389	SC43
390	SB43
391	SA43
392	SC42
393	SB42
394	SA42
395	SC41
396	SB41
397	SA41
398	SC40
399	SB40
400	SA40

Pin#	Pin name
401	SC39
402	SB39
403	SA39
404	SC38
405	SB38
406	SA38
407	SC37
408	SB37
409	SA37
410	SC36
411	SB36
412	SA36
413	SC35
414	SB35
415	SA35
416	SC34
417	SB34
418	SA34
419	SC33
420	SB33
421	SA33
422	SC32
423	SB32
424	SA32
425	SC31
426	SB31
427	SA31
428	SC30
429	SB30
430	SA30
431	SC29
432	SB29
433	SA29
434	SC28
435	SB28
436	SA28
437	SC27
438	SB27
439	SA27
440	SC26
441	SB26
442	SA26
443	SC25
444	SB25
445	SA25
446	SC24
447	SB24
448	SA24
449	SC23
450	SB23
451	SA23
452	SC22
453	SB22
454	SA22
455	SC21
456	SB21
457	SA21
458	SC20
459	SB20
460	SA20
461	SC19
462	SB19
463	SA19
464	SC18
465	SB18
466	SA18
467	SC17
468	SB17
469	SA17
470	SC16
471	SB16
472	SA16
473	SC15
474	SB15
475	SA15
476	SC14
477	SB14
478	SA14
479	SC13
480	SB13

Pin#	Pin name
481	SA13
482	SC12
483	SB12
484	SA12
485	SC11
486	SB11
487	SA11
488	SC10
489	SB10
490	SA10
491	SC9
492	SB9
493	SA9
494	SC8
495	SB8
496	SA8
497	SC7
498	SB7
499	SA7
500	SC6
501	SB6
502	SA6
503	SC5
504	SB5
505	SA5
506	SC4
507	SB4
508	SA4
509	SC3
510	SB3
511	SA3
512	SC2
513	SB2
514	SA2
515	SC1
516	SB1
517	SA1
518	SC0
519	SB0
520	SA0
521	NC
522	NC
523	NC
524	NC
525	NC
526	NC
527	NC
528	NC
529	NC
530	NC
531	NC
532	COM0
533	COM2
534	COM4
535	COM6
536	COM8
537	COM10
538	COM12
539	COM14
540	COM16
541	COM18
542	COM20
543	COM22
544	COM24
545	COM26
546	COM28
547	COM30
548	COM32
549	COM34
550	COM36
551	COM38
552	COM40
553	COM42
554	COM44
555	COM46
556	COM48
557	COM50
558	COM52
559	COM54
560	COM56

Pin#	Pin name
561	COM58
562	COM60
563	COM62
564	COM64
565	COM66
566	COM68
567	COM70
568	COM72
569	COM74
570	COM76
571	COM78
572	COM80
573	COM82
574	COM84
575	COM86
576	COM88
577	COM90
578	COM92
579	COM94
580	COM96
581	COM98
582	COM100
583	COM102
584	COM104
585	COM106
586	COM108
587	COM110
588	COM112
589	COM114
590	COM116
591	COM118
592	COM120
593	COM122
594	COM124
595	COM126
596	COM128
597	COM130
598	COM132
599	COM134
600	COM136
601	COM138
602	COM140
603	COM142
604	COM144
605	COM146
606	COM148
607	COM150
608	COM152
609	COM154
610	COM156
611	COM158
612	NC
613	NC
614	NC

Figure 6-2 : SSD1355U12R1 Pin assignment



7 PIN DESCRIPTIONS

Key:

I = Input	NC = Not Connected
O = Output	Pull LOW= connect to Ground
I/O = Bi-directional (input/output)	Pull HIGH= connect to V_{DDIO}
P = Power pin	

Table 7-1 : SSD1355 Pin Description

Pin Name	Pin Type	Description
V_{DD}	P	Power supply pin for core logic operation. V_{DD} can be supplied externally (within the range of 2.4V to 2.6V) or regulated internally from V_{CI} . A capacitor should be connected between V_{DD} and V_{SS} under all circumstances. Refer to Section 8.11 for details.
V_{DDIO}	P	Power supply for interface logic level. It should match with the MCU interface voltage level and must be connected to external source.
V_{CI}	P	Low voltage power supply V_{CI} must always be equal to or higher than V_{DD} and V_{DDIO} . Refer to Section 8.11 for details.
V_{CC}	P	Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.
V_{PP}	P	Power supply for programming OTP. In OTP programming, this pin is powered up to 7.5V. Refer to Section 9.3.32 OTP Write (B1h) for details. In operation mode (without programming OTP), this pin must be connected to V_{DD} .
V_{SS}	P	Ground pin
V_{LSS}	P	Analog system ground pin
V_{COMH}	P	COM signal deselected voltage level. A capacitor should be connected between this pin and V_{SS} .
BGGND	P	It should be connected to Ground.
GPIO0	I/O	Refer to section 9.3.47 GPIO (D7h).
GPIO1	I/O	Refer to section 9.3.47 GPIO (D7h).
VSL	P	This is segment voltage reference pin. When external VSL is not used, this pin should be left open. When external VSL is used, connect with resistor and diode to ground. (details depend on application)

Pin Name	Pin Type	Description																		
BS[1:0]	I	MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS3 and BS2 are command programmable (by command 36h). [reset = 00]. BS1 and BS0 are pin select. Table 7-2 : Bus Interface selection <table><tr><td>BS[3:0]</td><td>Interface</td></tr><tr><td>0000</td><td>4 line SPI</td></tr><tr><td>0001</td><td>3 line SPI</td></tr><tr><td>0011</td><td>8-bit 6800 parallel</td></tr><tr><td>0010</td><td>8-bit 8080 parallel</td></tr><tr><td>0111</td><td>16-bit 6800 parallel</td></tr><tr><td>0110</td><td>16-bit 8080 parallel</td></tr><tr><td>1111</td><td>18-bit 6800 parallel</td></tr><tr><td>1110</td><td>18-bit 8080 parallel</td></tr></table> Note (1) 0 is connected to V_{SS} (2) 1 is connected to V_{DDIO}	BS[3:0]	Interface	0000	4 line SPI	0001	3 line SPI	0011	8-bit 6800 parallel	0010	8-bit 8080 parallel	0111	16-bit 6800 parallel	0110	16-bit 8080 parallel	1111	18-bit 6800 parallel	1110	18-bit 8080 parallel
BS[3:0]	Interface																			
0000	4 line SPI																			
0001	3 line SPI																			
0011	8-bit 6800 parallel																			
0010	8-bit 8080 parallel																			
0111	16-bit 6800 parallel																			
0110	16-bit 8080 parallel																			
1111	18-bit 6800 parallel																			
1110	18-bit 8080 parallel																			
I _{REF}	I	This pin is the segment output current reference pin. I_{REF} can be supplied externally or regulated internally. When external I_{REF} is selected, a resistor should be connected between this pin and V_{SS}. When internal I_{REF} is selected, this pin should be floated.																		
CL	I	External clock input pin. When internal clock is enable (i.e. pull HIGH in CLS pin), this pin is not used and should be connected to Ground. When internal clock is disable (i.e. pull LOW is CLS pin), this pin is the external clock source input pin.																		
CLS	I	Internal clock selection pin. When this pin is pulled HIGH, internal oscillator is enabled (normal operation). When this pin is pulled LOW, an external clock signal should be connected to CL.																		
CS#	I	This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.																		
RES#	I	This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.																		
D/C#	I	This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[17:0] will be interpreted as data. When the pin is pulled LOW, the data at D[17:0] will be interpreted as command.																		
R/W# (WR#)	I	This pin is read / write control input pin connecting to the MCU interface. When 6800 interface mode is selected, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected.																		

Pin Name	Pin Type	Description
		When serial interface is selected, this pin R/W (WR#) will be SCLK.
E (RD#)	I	This pin is MCU interface input. When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected. When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin E(RD#) must be connected to V_{SS}.
D[17:0]	I/O	These pins are bi-directional data bus connecting to the MCU data bus. Unused pins are recommended to tie LOW. (Except for D1 pin in SPI mode)
TE	O	Tearing Effect. To synchronize the MPU to the frame display writing. Do not connect if not used.
SA[127:0] SB[127:0] SC[127:0]	O	These pins provide the OLED segment driving signals. These pins are V_{SS} state when display is OFF. The 384 segment pins are divided into 3 groups, SA, SB and SC. Each group can have different color settings for color A, B and C.
COM[159:0]	O	These pins provide the Common switch signals to the OLED panel.

8 FUNCTIONAL BLOCK DESCRIPTIONS

8.1 MCU Interface

SSD1355 MCU interface consist of 18 data pin and 5 control pins. The pin assignment at different interface mode is summarized in Table 8-1. Different MCU mode can be set by hardware selection on BS[1:0] pins and software command on BS[3:0].(refer to Table 7-2 for BS[3:0] setting)

Table 8-1 : MCU interface assignment under different bus interface mode

Pin Name Bus Interface	Data / Command Interface																		Control Signal						
	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	E	R/W#	CS#	D/C#	RES#		
8b / 8080	Tie Low										D[7:0]								RD#	WR#	CS#	D/C#	RES#		
8b / 6800	Tie Low										D[7:0]								E	R/W#	CS#	D/C#	RES#		
16b / 8080	Tie Low		D[15:0]										D[7:0]								RD#	WR#	CS#	D/C#	RES#
16b / 6800	Tie Low		D[15:0]																		E	R/W#	CS#	D/C#	RES#
18b / 8080	D[17:0]																		RD#	WR#	CS#	D/C#	RES#		
18b / 6800	D[17:0]																		E	R/W#	CS#	D/C#	RES#		
3-wrie SPI	Tie Low																NC	SDIN	Tie Low	SCLK	CS#	Tie Low	RES#		
4-wire SPI	Tie Low																NC	SDIN	Tie Low	SCLK	CS#	D/C#	RES#		

Table 8-2 : Data bus selection modes

	6800 – series Parallel Interface	8080 – series Parallel Interface	3-wire Serial Interface or 4-wire Serial Interface
Data Read	18-/16-/8-bits	18-/16-/8-bits	No
Data Write	18-/16-/8-bits	18-/16-/8-bits	8-bits
Command Read	Yes. Refer to section 9	Yes. Refer to section 9	No
Command Write	Yes	Yes	Yes

8.1.1 MCU Parallel 6800-series Interface

The parallel interface consists of 18 bi-directional data pins (D[17:0]), R/W#, D/C#, E and CS#.

A LOW in R/W# indicates WRITE operation and HIGH in R/W# indicates READ operation.

A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write.

The E input serves as data latch signal while CS# is LOW. Data is latched at the falling edge of E signal.

Table 8-3 : Control pins of 6800 interface

Function	E	R/W#	CS#	D/C#
Write command	↓	L	L	L
Read status	↓	H	L	L
Write data	↓	L	L	H
Read data	↓	H	L	H

Note


⁽¹⁾ ↓ stands for falling edge of signal

⁽²⁾ H stands for HIGH in signal

⁽³⁾ L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 8-1.

Figure 8-1 : Data read back procedure - insertion of dummy read



8.1.2 MCU Parallel 8080-series Interface

The parallel interface consists of 18 bi-directional data pins (D[17:0]), RD#, WR#, D/C# and CS#.

A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write.

A rising edge of RD# input serves as a data READ latch signal while CS# is kept LOW.

A rising edge of WR# input serves as a data/command WRITE latch signal while CS# is kept LOW.

Figure 8-2 : Example of Write procedure in 8080 parallel interface mode




Figure 8-3 : Example of Read procedure in 8080 parallel interface mode




Table 8-4 : Control pins of 8080 interface


Function	RD#	WR#	CS#	D/C#
Write command	H	↑	L	L
Read status	↑	H	L	L
Write data	H	↑	L	H
Read data	↑	H	L	H

Note

- (¹) ↑ stands for rising edge of signal
 (²) H stands for HIGH in signal
 (³) L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 8-4.

Figure 8-4 : Display data read back procedure - insertion of dummy read



8.1.3 MCU Serial Interface (4-wire SPI)

The 4-wire serial interface consists of serial clock: SCLK, serial data: SDIN, D/C#, CS#. In 4-wire SPI mode, R/W# (WR#) acts as SCLK, D0 acts as SDIN. For the unused data pins, D1 should be left open. The pins from D2 to D17 and E can be connected to an external ground.

Table 8-5 : Control pins of 4-wire Serial interface

Function	E	CS#	D/C#
Write command	Tie LOW	L	L
Write data	Tie LOW	L	H


Note

- (¹) H stands for HIGH in signal
 (²) L stands for LOW in signal

SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ... D0. D/C# is sampled on every eighth clock and the data byte in the shift register is written to the Graphic Display Data RAM (GDDRAM) or command register in the same clock.

Under serial mode, only write operations are allowed.

Figure 8-5 : Write procedure in 4-wire Serial interface mode



8.1.4 MCU Serial Interface (3-wire SPI)

The 3-wire serial interface consists of serial clock SCLK, serial data SDIN and CS#.

In 3-wire SPI mode, R/W# (WR#) acts as SCLK, D0 acts as SDIN. For the unused data pins, D1 should be left open. The pins from D2 to D17, E and D/C# can be connected to an external ground.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0). Under serial mode, only write operations are allowed.

Table 8-6 : Control pins of 3-wire Serial interface


Function	E	R/W#	CS#	D/C#
Write command	Tie LOW	↑	L	Tie LOW
Write data	Tie LOW	↑	L	Tie LOW

Note

⁽¹⁾ L stands for LOW in signal

⁽²⁾ ↑ stands for rising edge of signal

Figure 8-6 : Write procedure in 3-wire Serial interface mode



8.2 Reset Circuit

When RES# input is pulled LOW, the chip is initialized with the following status:

1. Display is OFF
2. 160 MUX Display Mode
3. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00h and COM0 mapped to address 00h)
4. Display start line is set at display RAM address 0
5. Column address counter is set at 0
6. Normal scan direction of the COM outputs
7. Individual contrast control registers of color A, B, and C are set at 80h

8.3 GDDRAM

8.3.1 GDDRAM structure

The GDDRAM is a bit mapped static RAM holding the pattern to be displayed. The RAM size is 128 x 160 x 18bits. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. Each pixel has 18-bit data. Each sub-pixels for color A, B and C have 6 bits. The arrangement of data pixel in graphic display data RAM is shown in Table 8-7

Table 8-7 : 262k Color Depth Graphic Display Data RAM Structure

Segment Address	Normal	0			1			2			126	127		
	Remapped	127			126			125			1	0		
Color		A	B	C	A	B	C	A			C	A	B	C
Common Address	Data Format	A5	B5	C5	A5	B5	C5	A5			C5	A5	B5	C5
		A4	B4	C4	A4	B4	C4	A4			C4	A4	B4	C4
		A3	B3	C3	A3	B3	C3	A3			C3	A3	B3	C3
		A2	B2	C2	A2	B2	C2	A2			C2	A2	B2	C2
		A1	B1	C1	A1	B1	C1	A1			C1	A1	B1	C1
		A0	B0	C0	A0	B0	C0	A0			C0	A0	B0	C0
Normal	Remapped													
0	159	6	6	6	6	6	6	6			6	6	6	6
1	158	6	6	6	6	6	6	6			6	6	6	6
2	157	6	6	6	6	6	6	6			6	6	6	6
3	156	6	6	6	6	6	6	6			6	6	6	6
4	155	6	6	6	6	6	6	6			6	6	6	6
5	154	6	6	6	6	6	6	6			6	6	6	6
6	153	6	6	no of bits in this cell			6	6			6	6	6	6
7	152										6	6	6	6
:	:	:	:	:	:	:	:	:			:	:	:	:
:	:	:	:	:	:	:	:	:			:	:	:	:
:	:	:	:	:	:	:	:	:			:	:	:	:
155	4	6	6	6	6	6	6	6			6	6	6	6
156	3	6	6	6	6	6	6	6			6	6	6	6
157	2	6	6	6	6	6	6	6			6	6	6	6
158	1	6	6	6	6	6	6	6			6	6	6	6
159	0	6	6	6	6	6	6	6			6	6	6	6

Common output
COM0
COM1
COM2
COM3
COM4
COM5
COM6
COM7
:
:
:
:
COM156
COM157
COM158
COM159

SEG output	SA0	SB0	SC0	SA1	SB1	SC1	SA2			SC126	SA127	SB127	SC127
------------	-----	-----	-----	-----	-----	-----	-----	-------	-------	-------	-------	-------	-------

8.3.2 Data bus to RAM mapping under different input mode

Table 8-8 : Write Data bus usage under different bus width and color depth mode

Write Data			Data bus D[17:0]																	
Bus width	Color Depth	Input order	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
8 bits / SPI	65k	1st	X	X	X	X	X	X	X	X	X	X	C ₄	C ₃	C ₂	C ₁	C ₀	B ₅	B ₄	B ₃
		2nd	X	X	X	X	X	X	X	X	X	X	B ₂	B ₁	B ₀	A ₄	A ₃	A ₂	A ₁	A ₀
8 bits / SPI	262k	1st	X	X	X	X	X	X	X	X	X	X	C ₁₅	C ₁₄	C ₁₃	C ₁₂	C ₁₁	C ₁₀	X	X
		2nd	X	X	X	X	X	X	X	X	X	X	B ₁₅	B ₁₄	B ₁₃	B ₁₂	B ₁₁	B ₁₀	X	X
		3rd	X	X	X	X	X	X	X	X	X	X	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	X	X
16 bits	65k		X	X	C ₄	C ₃	C ₂	C ₁	C ₀	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	A ₄	A ₃	A ₂	A ₁	A ₀
16 bits	262k	1st	X	X	C ₁₅	C ₁₄	C ₁₃	C ₁₂	C ₁₁	C ₁₀	X	X	B ₁₅	B ₁₄	B ₁₃	B ₁₂	B ₁₁	B ₁₀	X	X
		2nd	X	X	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	X	X	C ₂₅	C ₂₄	C ₂₃	C ₂₂	C ₂₁	C ₂₀	X	X
		3rd	X	X	B ₂₅	B ₂₄	B ₂₃	B ₂₂	B ₂₁	B ₂₀	X	X	A ₂₅	A ₂₄	A ₂₃	A ₂₂	A ₂₁	A ₂₀	X	X
18 bits	262k		C ₅	C ₄	C ₃	C ₂	C ₁	C ₀	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀

Table 8-9 : Read Data bus usage under different bus width and color depth mode

Read Data		Data bus D[17:0]																	
Bus width	Output order	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
8 bits	1st	X	X	X	X	X	X	X	X	X	X	C ₁₅	C ₁₄	C ₁₃	C ₁₂	C ₁₁	C ₁₀	X	X
	2nd	X	X	X	X	X	X	X	X	X	X	B ₁₅	B ₁₄	B ₁₃	B ₁₂	B ₁₁	B ₁₀	X	X
	3rd	X	X	X	X	X	X	X	X	X	X	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	X	X
16 bits	1st	X	X	C ₁₅	C ₁₄	C ₁₃	C ₁₂	C ₁₁	C ₁₀	X	X	B ₁₅	B ₁₄	B ₁₃	B ₁₂	B ₁₁	B ₁₀	X	X
	2nd	X	X	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	X	X	C ₂₅	C ₂₄	C ₂₃	C ₂₂	C ₂₁	C ₂₀	X	X
	3rd	X	X	B ₂₅	B ₂₄	B ₂₃	B ₂₂	B ₂₁	B ₂₀	X	X	A ₂₅	A ₂₄	A ₂₃	A ₂₂	A ₂₁	A ₂₀	X	X
18 bits		C ₅	C ₄	C ₃	C ₂	C ₁	C ₀	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀

Note

⁽¹⁾ The Read Data bus usage is independent of color depth.

8.4 Command Decoder


This module determines whether the input should be interpreted as data or command based upon the input of the D/C# pin.

If D/C# pin is HIGH, data is written to Graphic Display Data RAM (GDDRAM). If it is LOW, the inputs at D0-D17 are interpreted as a Command and it will be decoded and be written to the corresponding command register.

8.5 Oscillator & Timing Generator

8.5.1 Oscillator

Figure 8-7 : Oscillator Circuit



This module is an On-Chip low power RC oscillator circuitry (Figure 8-7). The operation clock (CLK) can be generated either from internal oscillator or external source CL pin by CLS pin. If CLS pin is HIGH, internal oscillator is selected. If CLS pin is LOW, external clock from CL pin will be used for CLK. The frequency of internal oscillator F_{OSC} can be programmed by command D2h.

The display clock (DCLK) for the Display Timing Generator is derived from CLK. The division factor “D” can be programmed from 1 to 16 by command D2h.

$$DCLK = F_{OSC} / D$$

The frame frequency of display is determined by the following formula:

$$F_{FRM} = \frac{F_{osc}}{D \times K \times \text{No. of Mux}}$$

where

- D stands for clock divide ratio. It is set by command D2h A[3:0]. The divide ratio has the range from 1 to 1024 .
- K is the number of display clocks per row. The value is derived by
 $K = \text{Phase 1 period} + \text{Phase 2 period} + 75$
 $= 9 + 7 + 75 = 91$ (reset)
- Number of multiplex ratio is set by command CAh. The reset value is 159 (i.e. 160MUX).
- F_{osc} is the oscillator frequency. It can be changed by command D2h A[7:4]. The higher the register setting results in higher frequency.

If the frame frequency is set too low, flickering may occur. On the other hand, higher frame frequency leads to higher power consumption on the whole system.

8.6 SEG/COM Driving block

This block is used to derive the incoming power sources into the different levels of internal use voltage and current.

- V_{CC} is the most positive voltage supply.
- V_{COMH} is the Common deselected level. It is internally regulated.
- V_{LSS} is the ground path of the analog and panel current.
- I_{REF} is a reference current for segment current drivers I_{SEG} . The relationship between reference current and segment current of a color is:

$$I_{SEG} = \text{Contrast} / 256 * I_{REF} * \text{scale factor}$$

in which


the contrast is set by Set Contrast command (BAh, BBh, BCh); and
the scale factor (1 ~ 16) is set by Master Current Control command (51h).

I_{REF} can be supplied externally or internally. Selection is set by Function Selection command (B3h).

When the command B3h, bit A[6] is set to 1b, the internal I_{REF} regulator is enabled. The typical regulated I_{REF} is about 13.5uA. When the command B3h, bit A[0] is set to 0b, external I_{REF} is selected. A resistor should be connected between I_{REF} pin and V_{SS} pin.

For example, in case external I_{REF} is selected and target I_{REF} is about 13.5uA, the appropriate I_{REF} resistor between I_{REF} pin to V_{SS} pin should has a value as shown in Figure 8-8.

Figure 8-8 : I_{REF} Current Setting by Resistor Value



Since the voltage at I_{REF} pin is $V_{CC} - 6V$, the value of resistor $R1$ can be found as below:


For $I_{REF} = 13.5\mu A$, $V_{CC} = 18V$:

$$\begin{aligned} R1 &= (\text{Voltage at } I_{REF} - V_{SS}) / I_{REF} \\ &\approx (18 - 6) / 13.5\mu A \\ &\approx 880K\Omega \end{aligned}$$

8.7 SEG / COM Driver

Segment drivers consist of 384 (128 x 3 colors) current sources to drive OLED panel. The driving current can be adjusted from 0 to 200uA with 256 steps by contrast setting command (BAh, BBh, BCh). Common drivers generate scanning voltage pulse. The block diagrams and waveforms of the segment and common driver are shown as follow.


Figure 8-9 : Segment and Common Driver Block Diagram



The commons are scanned sequentially, row by row. If a row is not selected, all the pixels on the row are in reverse bias by driving those commons to voltage V_{COMH} as shown in Figure 8-10.

In the scanned row, the pixels on the row will be turned ON or OFF by sending the corresponding data signal to the segment pins. If the pixel is turned OFF, the segment current is disabled and the Reset switch is enabled. On the other hand, the segment drives to I_{SEG} when the pixel is turned ON.

Figure 8-10 : Segment and Common Driver Signal Waveform




There are four phases to driving an OLED a pixel. In phase 1, the pixel is reset by the segment driver to V_{LSS} in order to discharge the previous data charge stored in the parasitic capacitance along the segment electrode. The period of phase 1 can be programmed by command CDh A[3:0]. An OLED panel with larger capacitance requires a longer period for discharging.

In phase 2, first pre-charge is performed. The pixel is driven to attain the corresponding voltage level V_P from V_{LSS} . The amplitude of V_P can be programmed by the command BDh. The period of phase 2 can be programmed by command CDh A[7:4]. If the capacitance value of the pixel of OLED panel is larger, a longer period is required to charge up the capacitor to reach the desired voltage.

In phase 3, the OLED pixel is driven to the targeted driving voltage through second pre-charge. The second pre-charge can control the speed of the charging process. The period of phase 3 can be programmed by command CEh.

Last phase (phase 4) is current drive stage. The current source in the segment driver delivers constant current to the pixel. The driver IC employs PAM+PWM (Pulse Area Modulation + Pulse Width Modulation) method to control the gray scale of each pixel individually. The gray scale can be programmed into different Gamma settings by command B9h/BEh. The bigger gamma setting in the current drive stage results in brighter pixels and vice versa (Details refer to Section 8.8). This is shown in the following figure.

Figure 8-11: Gray Scale Control in Segment



After finishing phase 4, the driver IC will go back to phase 1 to display the next row image data. This four-step cycle runs continuously to refresh image display on OLED panel.

8.8 Gray Scale Decoder

The gray scale effect is generated by controlling the segment current in current drive phase. The segment current is controlled by the Gamma Settings (Setting 0~ Setting 127). The larger the setting, the brighter the pixel will be. The Gray Scale Table stores the corresponding Gamma Setting of the 64 gray scale levels (GS0~GS63) through the software commands BEh or B9h. Three programmable Gray Scale Tables (Gamma Look Up table) support the three colors A, B and C.


As shown in Figure 8-12, color A, B, C sub-pixel RAM data has 6 bits, represent the 64 gray scale level from GS0 to GS63.

Figure 8-12 : Relation between GDDRAM content and Gray Scale table entry for three colors in 262K color mode (under command B9h Linear Gamma Look Up Table)

Color A, B or C GDDRAM data (6 bits)	Gray Scale Table	Default Gamma Setting (Command B9h Linear Gamma Look Up Table)
000000	GS0	Setting 0
000001	GS1	Setting 2
000010	GS2	Setting 4
000011	GS3	Setting 6
000100	GS4	Setting 8
⋮	⋮	⋮
011111	GS31	Setting 62
100000	GS32	Setting 65
100001	GS33	Setting 67
⋮	⋮	⋮
111100	GS60	Setting 121
111101	GS61	Setting 123
111110	GS62	Setting 125
111111	GS63	Setting 127

The Gray Scale Table can be programmed into different Gamma setting by command BEh. For example, if GS1 is programmed into Gamma setting 4, and the color A, B or C of GDDRAM is set as “000001b”, then the current drive phase will be similar to the illustration in Figure 8-13(a).

Figure 8-13 : Illustration of current drive phase (phase 4) under different Gamma Settings.



There are total 128 Gamma Settings (Setting 0 to Setting 127) available for the Gray Scale table. GS0 has no pre-charge and current drive stages so it is in Gamma Setting 0.

When setting the Gray Scale Table (by BEh command) , the rules below must follow:

- 1) Only odd Gamma Settings (i.e. GS1, GS3, GS5,.....GS63) are entered after command BEh. SSD1355 will automatically calculate the even Gamma Settings (i.e. GS2, GS4, GS6,.....GS62)
- 2) The gray scale is defined in incremental way, with reference to the length of previous table entry:
Setting of GS1 must > 0
Setting of GS3 must $> \text{Setting of GS1} + 1$
Setting of GS5 must $> \text{Setting of GS3} + 1$
:
Setting of GS63 must $> \text{Setting of GS61} + 1$

It should be notice that, the brightness under the following pairs of Gamma Setting will be the same:

Table 8-10 : Gamma Settings with identical brightness in current drive phase

Setting 15 & Setting 16	Setting 63 & Setting 64	Setting 111 & Setting 112
Setting 31 & Setting 32	Setting 79 & Setting 80	
Setting 47 & Setting 48	Setting 95 & Setting 96	


8.9 Power ON and OFF sequence

The following figures illustrate the recommended power ON and power OFF sequence of SSD1355 (assume V_{CI} and V_{DDIO} are at the same voltage level and internal V_{DD} is used).

Power ON sequence:

1. Power ON V_{CI} , V_{DDIO} .
2. After V_{CI} , V_{DDIO} become stable, set wait time at least 1ms (t_0) for internal V_{DD} become stable. Then set RES# pin LOW (logic low) for at least 2us (t_1)⁽⁴⁾ and then HIGH (logic high).
3. After set RES# pin LOW (logic low), wait for at least 2us (t_2). Then Power ON V_{CC} .⁽¹⁾
4. After V_{CC} become stable, send command 11h for Sleep Out. SEG/COM will be ON after 200ms (t_{AF}).


Figure 8-14: The Power ON sequence.



Power OFF sequence:

1. Send command 10h for Sleep In.
2. Power OFF V_{CC} .^{(1), (2), (3)}
3. Wait for t_{OFF} . Power OFF V_{CI} , V_{DDIO} . (where Minimum $t_{OFF}=0ms$ ⁽⁵⁾, Typical $t_{OFF}=100ms$)

Figure 8-15: The Power OFF sequence




Note:

- (1) Since an ESD protection circuit is connected between V_{CI} , V_{DDIO} and V_{CC} , V_{CC} becomes lower than V_{CI} whenever V_{CI} , V_{DDIO} is ON and V_{CC} is OFF as shown in the dotted line of V_{CC} in Figure 8-14 and Figure 8-15.
- (2) V_{CC} should be kept float (disable) when it is OFF.
- (3) Power Pins (V_{DD} , V_{CC}) can never be pulled to ground under any circumstance.
- (4) The register values are reset after t_1 .
- (5) V_{CI} , V_{DDIO} should not be Power OFF before V_{CC} Power OFF.

8.10 Tearing Effect Timing

TE synchronization signal can be used to prevent tearing effect.



8.11 V_{DD} Regulator

In SSD1355, the power supply pin for core logic operation: V_{DD} , can be supplied by external source or internally regulated through the V_{DD} regulator.

When the command B3h, bit A[0] is set to 1b, the internal V_{DD} regulator is enabled. V_{CI} should be larger than 2.6V when using the internal V_{DD} regulator. The typical regulated V_{DD} is about 2.5V

When the command B3h, bit A[0] is set to 0b, external V_{DD} should be used. (external V_{DD} range : 2.4V~2.6V)

It should be notice that, no matter V_{DD} is supplied by external source or internally regulated, V_{CI} must always be equal or higher than V_{DD} and V_{DDIO} .

The following figure shows the V_{DD} regulator pin connection scheme:

Figure 8-16 $V_{CI} > 2.6V$, V_{DD} regulator enable : pin connection scheme





Figure 8-17 V_{DD} regulator disable : pin connection scheme



8.11.1 V_{DD} Regulator in Sleep Mode

Power can be saved by disable the internal V_{DD} regulator during Sleep mode. The following figures show the corresponding command sequence:

Figure 8-18 : Case 1 - Command sequence for just entering/ exiting sleep mode





Figure 8-19 : Case 2 - Command sequence for disabling internal V_{DD} regulator during sleep mode



In the above two cases, the RAM content can also be kept during the sleep mode.

Note:

⁽¹⁾ It should be noted that the internal V_{DD} regulator should be enabled before exiting sleep mode (issuing command 11h).

⁽²⁾ No RAM access through MCU interface when there is no external/ internal V_{DD}.

9 COMMAND

9.1 Basic Command List

Operational Code (Hex)	Function	Bytes of Parameter
00	No Operation (NOP)	0
01	Software Reset (SWRESET)	0
04	Read Display Identification Information (RDDIDIF)	2
0A	Read Display Power Mode (RDDPM)	2
0B	Read Display MADCTL (RDDMADCTL)	2
0C	Read Display Pixel Format (RDDCOLMOD)	2
0D	Read Display Image Mode (RDDIM)	2
0E	Read Display Signal Mode (RDDSM)	2
10	Sleep In (SLPIN)	0
11	Sleep Out (SLPOUT)	0
12	Enable Partial Display (PTLON)	0
13	Normal Display Mode ON (NORON)	0
20	Display Inversion OFF (INVOFF)	0
21	Display Inversion ON (INVON)	0
23	All Pixels ON (ALLPON)	0
28	All Pixels OFF(ALLPOFF)	0
29	Disable All Pixels ON/OFF (DISPON)	0
2A	Set Column Address (CASET)	2
2B	Set Row Address (RASET)	2
2C	Memory Write (RAMWR)	Any length
2E	Memory Read (RAMRD)	Any length
30	Set Partial Display Area (PLTAR)	2
33	Set Vertical Scrolling Areas (VSCRDEF)	3
34	Disable Tearing Effect (TEOFF)	0
35	Enable Tearing Effect (TEON)	1
36	Memory Access Control (MADCTL)	2
37	Vertical Scrolling Start Address(VSCRSADD)	1
3A	Interface Pixel Format (COLMOD)	1
51	Write Luminance (SETLUM)	1
52	Read Luminance (RDLUM)	2
DA	Read Display Identification Information (RDDIDIF)	2

9.2 Supplementary Command List

Operational Code (Hex)	Function	Bytes of Parameter
B1	OTP Write (OTPWR)	3
B2	OTP MCU Read (OTPRD)	3
B3	Function Selection (FUSEL)	1
B9	Linear Gamma Look Up Table (LINGLUT)	0
BA	Set Contrast for Color A,B,C (ISEGABC)	5
BD	Set First Pre-Charge Voltage (VPSET)	1
BE	Gamma Look Up Table (GLUT)	96
C8	Set Display Offset (SETDO)	1
C9	Horizontal Scrolling (HORSCR)	1
CA	Set MUX ratio (SETMUX)	1
CD	Set Phase Length (PHLEN)	1
CE	Set Second Precharge Period (SECPLEN)	1
CF	Set Second Precharge Speed (SSPS)	1
D2	Set Display Clock Divider / Oscillator Frequency (SDCOSCF)	1
D3	Set V_{COMH} (SETVCOMH)	1
D7	GPIO (GPIO)	1
FD	Command Lock (COMLCK)	1

Note

⁽¹⁾ Issue command FDh → B3h to access the above supplementary commands

9.3 Command Description

Note

⁽¹⁾“xx” stands for “Don’t care”.

9.3.1 NOP (00h)

00 h	NOP (No Operation)																			
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	0	0	0	0	0	0	0	0	00								
Parameter	NO PARAMETER																			
Description	This is the no operation command. However it can be used to terminate RAM Write or Read as described in RAMWR (2Ch, Memory Write) and RAMRD (2Eh, Memory Read) Commands.																			
Command Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode ON, Sleep Out	Yes																			
Partial Mode ON, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>S/W Reset</td><td>N/A</td></tr><tr><td>H/W Reset</td><td>N/A</td></tr></table>												Status	Default Value	S/W Reset	N/A	H/W Reset	N/A		
Status	Default Value																			
S/W Reset	N/A																			
H/W Reset	N/A																			

9.3.2 Software Reset (01h)

01 h	SWRESET (Software Reset)																			
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	0	0	0	0	0	0	0	1	01								
Parameter	NO PARAMETER																			
Description	When the Software Reset command is written, it causes software reset for the following commands. It resets the commands and parameters to their S/W Reset default values. (See default tables in each command description.)																			
	The display turns OFF after Software Reset command is written.																			
	Software Reset scope:																			
	1) All basic commands except 0Ch (Read Display Pixel Format), 36h (Memory Access Control) & 3Ah (Interface Pixel Format) 2) One supplementary command : B1h (OTP Write)																			
	Note (1) The RAM contents and other supplementary commands are unaffected by this command																			
Command Availability	<table><tr><td>Status</td><td>Availability</td></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode ON, Sleep Out	Yes																			
Partial Mode ON, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>S/W Reset</td><td>N/A</td></tr><tr><td>H/W Reset</td><td>N/A</td></tr></table>												Status	Default Value	S/W Reset	N/A	H/W Reset	N/A		
Status	Default Value																			
S/W Reset	N/A																			
H/W Reset	N/A																			

9.3.3 Read Display Identification Information (04h)

04 h	RDDIDIF (Read Display Identification Information)																				
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX									
Command	0	1	↑	0	0	0	0	0	1	0	0	04									
1 st Parameter	1	↑	1	xx	xx	xx	xx	xx	xx	xx	xx	xx									
2 nd Parameter	1	↑	1	0	0	0	0	ID3	ID2	ID1	ID0	xx									
Description	This read byte returns 4-bit Display Identification Information. The 1 st parameter is dummy read. The 2 nd parameter ID[3:0] returns the Display Identification Information burned in OTP through B1h command.																				
Command Availability	<table><tr><td>Status</td><td>Availability</td></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes	
Status	Availability																				
Normal Mode ON, Sleep Out	Yes																				
Partial Mode ON, Sleep Out	Yes																				
Sleep In	Yes																				
Default	<table><tr><td>Status</td><td>Default Value before OTP Programming</td><td>Default Value after OTP Programming</td></tr><tr><td>S/W Reset</td><td>ID[3:0] = 0000b</td><td>OTP content</td></tr><tr><td>H/W Reset</td><td>ID[3:0] = 0000b</td><td>OTP content</td></tr></table>												Status	Default Value before OTP Programming	Default Value after OTP Programming	S/W Reset	ID[3:0] = 0000b	OTP content	H/W Reset	ID[3:0] = 0000b	OTP content
Status	Default Value before OTP Programming	Default Value after OTP Programming																			
S/W Reset	ID[3:0] = 0000b	OTP content																			
H/W Reset	ID[3:0] = 0000b	OTP content																			

9.3.4 Read Display Power Mode (0Ah)

0A h	RDDPM (Read Display Power Mode)																					
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX										
Command	0	1	↑	0	0	0	0	1	0	1	0	0A										
1 st Parameter	1	↑	1	xx	xx	xx	xx	xx	xx	xx	xx	xx										
2 nd Parameter	1	↑	1	0	0	A5	A4	A3	A2	0	0	xx										
Description	This command indicates the current status of the display as described in the table below: The 1 st parameter is dummy read.																					
	<table><tr><td>Bit</td><td>Description</td></tr><tr><td>A5</td><td>Partial Mode ON/OFF</td></tr><tr><td>A4</td><td>Sleep In/Out</td></tr><tr><td>A3</td><td>Display Normal Mode ON/OFF</td></tr><tr><td>A2</td><td>All pixels OFF</td></tr></table>												Bit	Description	A5	Partial Mode ON/OFF	A4	Sleep In/Out	A3	Display Normal Mode ON/OFF	A2	All pixels OFF
	Bit	Description																				
	A5	Partial Mode ON/OFF																				
	A4	Sleep In/Out																				
	A3	Display Normal Mode ON/OFF																				
	A2	All pixels OFF																				
	Bit A5 – Partial Mode ON/OFF (refer to command 12h) ‘0’ = Partial Mode OFF. ‘1’ = Partial Mode ON.																					
	Bit A4 – Sleep In/Out (refer to command 10h, 11h) ‘0’ = Sleep In Mode. ‘1’ = Sleep Out Mode.																					
	Bit A3 – Display Normal Mode ON/OFF (refer to command 13h) ‘0’ = Display Normal Mode OFF (i.e. Partial mode or vertical scroll mode enabled) ‘1’ = Display Normal Mode ON. (i.e. Neither partial mode nor vertical scroll mode enabled)																					
Bit A2 – All pixels OFF (refer to command 28h, 29h) ‘0’ = All pixels OFF ‘1’ = Disable All pixels OFF																						
Command Availability																						
	<table><tr><td>Status</td><td>Availability</td></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes		
	Status	Availability																				
	Normal Mode ON, Sleep Out	Yes																				
Partial Mode ON, Sleep Out	Yes																					
Sleep In	Yes																					
Default																						
	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>S/W Reset</td><td>08h</td></tr><tr><td>H/W Reset</td><td>08h</td></tr></table>												Status	Default Value	S/W Reset	08h	H/W Reset	08h				
	Status	Default Value																				
S/W Reset	08h																					
H/W Reset	08h																					

9.3.5 Read Display MADCTL (0Bh)

0B h	RDDMADCTL (Read Display MADCTL)																					
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX										
Command	0	1	↑	0	0	0	0	1	0	1	1	0B										
1 st Parameter	1	↑	1	xx	xx	xx	xx	xx	xx	xx	xx	xx										
2 nd Parameter	1	↑	1	A7	A6	A5	0	A3	0	0	0	xx										
Description	This command indicates the current status of the display as described in the table below: The 1 st parameter is dummy read. (MADCTL refers to command 36h Memory Access Control)																					
	<table><tr><td>Bit</td><td>Description</td></tr><tr><td>A7</td><td>COM scan direction Remap</td></tr><tr><td>A6</td><td>Column Address Mapping</td></tr><tr><td>A5</td><td>Address Increment mode</td></tr><tr><td>A3</td><td>RGB Mapping</td></tr></table>												Bit	Description	A7	COM scan direction Remap	A6	Column Address Mapping	A5	Address Increment mode	A3	RGB Mapping
	Bit	Description																				
	A7	COM scan direction Remap																				
	A6	Column Address Mapping																				
	A5	Address Increment mode																				
	A3	RGB Mapping																				
	Bit A7 – COM scan direction Remap ‘0’ = Scan from COM0 to COM[N –1] (When MADCTL A7=‘0’). ‘1’ = Scan from COM[N-1] to COM0. (When MADCTL A7=‘1’). (Where N is the multiplex ratio.)																					
	Bit A6 – Column Address Mapping ‘0’ = Mapping display data RAM column 0 to SEG0 pin (When MADCTL A6=‘0’). ‘1’ = Mapping display data RAM column 127 to SEG0 pin (When MADCTL A6=‘1’).																					
	Bit A5 – Address Increment mode ‘0’ = Horizontal address increment mode (When MADCTL A5=‘0’). ‘1’ = Vertical address increment mode (When MADCTL A5=‘1’).																					
Bit A3 – RGB Mapping ‘0’ = normal order SA,SB,SC (e.g. BGR) (When MADCTL A3=‘0’). ‘1’ = reverse order SC,SB,SA (e.g. RGB) (When MADCTL A3=‘1’).																						
Note ¹ Refer to section 9.3.26 Memory Access Control (36h).																						
Command Availability	<table><tr><td>Status</td><td>Availability</td></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes		
Status	Availability																					
Normal Mode ON, Sleep Out	Yes																					
Partial Mode ON, Sleep Out	Yes																					
Sleep In	Yes																					
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>S/W Reset</td><td>No Change</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>												Status	Default Value	S/W Reset	No Change	H/W Reset	00h				
Status	Default Value																					
S/W Reset	No Change																					
H/W Reset	00h																					

9.3.6 Read Display Pixel Format (0Ch)

0C h	RDDCOLMOD (Read Display COLMOD)																																															
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																				
Command	0	1	↑	0	0	0	0	1	1	0	0	0C																																				
1 st Parameter	1	↑	1	xx	xx	xx	xx	xx	xx	xx	xx	xx																																				
2 nd Parameter	1	↑	1	0	0	0	0	0	A2	A1	A0	xx																																				
Description	This command indicates the current status of the display as described in the table below: The 1 st parameter is dummy read.																																															
	<table><tr><td>Bit</td><td>Description</td></tr><tr><td>A2</td><td rowspan="3">Control Interface Colour Format</td></tr><tr><td>A1</td></tr><tr><td>A0</td></tr></table>												Bit	Description	A2	Control Interface Colour Format	A1	A0																														
	Bit	Description																																														
	A2	Control Interface Colour Format																																														
	A1																																															
	A0																																															
	Bits A2, A1, A0 – Control Interface Colour Pixel Format Definition. See section “9.3.28 Interface Pixel Format (3Ah)”.																																															
	<table><tr><td>Interface Format</td><td>A2</td><td>A1</td><td>A0</td></tr><tr><td>Not Defined</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Not Defined</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Not Defined</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Not Defined</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Not Defined</td><td>1</td><td>0</td><td>0</td></tr><tr><td>16 Bit/Pixel (65k color)</td><td>1</td><td>0</td><td>1</td></tr><tr><td>18 Bit/Pixel (262k color)</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Not Defined</td><td>1</td><td>1</td><td>1</td></tr></table>												Interface Format	A2	A1	A0	Not Defined	0	0	0	Not Defined	0	0	1	Not Defined	0	1	0	Not Defined	0	1	1	Not Defined	1	0	0	16 Bit/Pixel (65k color)	1	0	1	18 Bit/Pixel (262k color)	1	1	0	Not Defined	1	1	1
	Interface Format	A2	A1	A0																																												
	Not Defined	0	0	0																																												
Not Defined	0	0	1																																													
Not Defined	0	1	0																																													
Not Defined	0	1	1																																													
Not Defined	1	0	0																																													
16 Bit/Pixel (65k color)	1	0	1																																													
18 Bit/Pixel (262k color)	1	1	0																																													
Not Defined	1	1	1																																													
Command Availability	<table><tr><td>Status</td><td>Availability</td></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes																												
	Status	Availability																																														
	Normal Mode ON, Sleep Out	Yes																																														
	Partial Mode ON, Sleep Out	Yes																																														
Sleep In	Yes																																															
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>S/W Reset</td><td>No Change</td></tr><tr><td>H/W Reset</td><td>18 bit/pixel</td></tr></table>												Status	Default Value	S/W Reset	No Change	H/W Reset	18 bit/pixel																														
	Status	Default Value																																														
	S/W Reset	No Change																																														
H/W Reset	18 bit/pixel																																															

9.3.7 Read Display Image Mode (0Dh)

0D h	RDDIM (Read Display Image Mode)																			
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	0	0	0	0	1	1	0	1	0D								
1 st Parameter	1	↑	1	xx	xx	xx	xx	xx	xx	xx	xx	xx								
2 nd Parameter	1	↑	1	A7	0	A5	A4	0	0	0	0	xx								
Description	This command indicates the current status of the display as below described: The 1 st parameter is dummy read.																			
	- Bit A7 – Vertical Scrolling ON/OFF (refer to command 37h) ‘0’ = Vertical Scrolling is OFF. ‘1’ = Vertical Scrolling is ON. - Bit A5 – Display Inversion ON/OFF (refer to command 20h & 21h) ‘0’ = Display Inversion is OFF. ‘1’ = Display Inversion is ON. - Bit A4 – All Pixels ON (refer to command 23h & 29h) ‘0’ = Disable All pixels ON ‘1’ = All pixels ON																			
Command Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode ON, Sleep Out	Yes																			
Partial Mode ON, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>												Status	Default Value	S/W Reset	00h	H/W Reset	00h		
Status	Default Value																			
S/W Reset	00h																			
H/W Reset	00h																			

9.3.8 Read Display Signal Mode (0Eh)

0E h	RDDSM (Read Display Signal Mode)																			
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	0	0	0	0	1	1	1	0	0E								
1 st Parameter	1	↑	1	xx	xx	xx	xx	xx	xx	xx	xx	xx								
2 nd Parameter	1	↑	1	A7	A6	0	0	0	0	0	0	xx								
Description	This command indicates the current status of the display as below described: The 1 st parameter is dummy read.																			
	- Bit A7 – Tearing Effect Line ON/OFF (refer to command 34h, 35h) ‘0’ = Tearing Effect Line OFF.(i.e. output LOW) ‘1’ = Tearing Effect ON. - Bit A6 – Tearing Effect Line Output Mode (refer to command 34h, 35h) ‘0’ = Mode 1. ‘1’ = Mode 2.																			
Command Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode ON, Sleep Out	Yes																			
Partial Mode ON, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>S/W Reset</td><td>A[7]=0</td></tr><tr><td>H/W Reset</td><td>A[7]=0</td></tr></table>												Status	Default Value	S/W Reset	A[7]=0	H/W Reset	A[7]=0		
Status	Default Value																			
S/W Reset	A[7]=0																			
H/W Reset	A[7]=0																			

9.3.9 Sleep In (10h)

10 h	SLPIN (Sleep In)																			
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	0	0	0	1	0	0	0	0	10								
Parameter	NO PARAMETER																			
Description	This command is used to turn the OLED panel display OFF. When the display is OFF, circuits will be turned OFF. Internal V _{DD} regulator, MCU interface and memory are still working and the memory keeps its contents.																			
Restriction	This command has no effect when module is already in sleep in mode. Sleep In Mode can only be exit by the Sleep Out Command (11h).																			
Command Availability	<table><tr><td>Status</td><td>Availability</td></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode ON, Sleep Out	Yes																			
Partial Mode ON, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>S/W Reset</td><td>Sleep in mode</td></tr><tr><td>H/W Reset</td><td>Sleep in mode</td></tr></table>												Status	Default Value	S/W Reset	Sleep in mode	H/W Reset	Sleep in mode		
Status	Default Value																			
S/W Reset	Sleep in mode																			
H/W Reset	Sleep in mode																			

9.3.10 Sleep Out (11h)

11 h	SLPOUT (Sleep Out)																			
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	0	0	0	1	0	0	0	1	11								
Parameter	NO PARAMETER																			
Description	This command turns ON the display and exist the sleep mode. The diagram illustrates the timing of the Sleep Out command. It shows three signals: SEG, COM, and a common signal. SEG is high for 16 frames (labeled 'SEG OFF') and then transitions to a series of pulses. COM is high for 12 frames (labeled 'HiZ') and then transitions to a series of pulses (labeled 'non-scan'). The common signal is high for 12 frames (labeled '12 Frames') and then transitions to a series of pulses (labeled 'SEG / COM are ON').																			
Restriction	This command has no effect when module is already in sleep out mode. Sleep Out mode can only be exit by the Sleep In Command (10h).																			
Command Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode ON, Sleep Out	Yes																			
Partial Mode ON, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>S/W Reset</td><td>Sleep in mode</td></tr><tr><td>H/W Reset</td><td>Sleep in mode</td></tr></table>												Status	Default Value	S/W Reset	Sleep in mode	H/W Reset	Sleep in mode		
Status	Default Value																			
S/W Reset	Sleep in mode																			
H/W Reset	Sleep in mode																			

9.3.11 Enable Partial Display (12h)

12 h	PTLON (Enable Partial Display)																			
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	0	0	0	1	0	0	1	0	12								
Parameter	NO PARAMETER																			
Description	This command turns ON partial mode. The partial mode window is described by the Set Partial Display Area command (30h). To exit Partial mode, the Normal Display Mode ON command (13h) should be written.																			
Restriction	This command has no effect when Partial mode is active.																			
Command Availability	<table><tr><td>Status</td><td>Availability</td></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode ON, Sleep Out	Yes																			
Partial Mode ON, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>S/W Reset</td><td>Normal Mode ON</td></tr><tr><td>H/W Reset</td><td>Normal Mode ON</td></tr></table>												Status	Default Value	S/W Reset	Normal Mode ON	H/W Reset	Normal Mode ON		
Status	Default Value																			
S/W Reset	Normal Mode ON																			
H/W Reset	Normal Mode ON																			

9.3.12 Normal Display Mode ON (13h)

13 h	NORON (Normal Display Mode ON)																			
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	0	0	0	1	0	0	1	1	13								
Parameter	NO PARAMETER																			
Description	This command returns the display to normal mode. Normal display mode ON means Partial Display mode OFF ⁽¹⁾, Vertical Scroll mode OFF ⁽²⁾. Figure 9-1 : Transition between different modes <pre>graph TD Normal([Normal mode]) Partial([Partial Display mode]) Vertical([Vertical Scroll mode]) Normal -- 13h --> Partial Partial -- 12h --> Normal Normal -- 37h --> Vertical Vertical -- 13h --> Normal Partial -- 37h --> Vertical Vertical -- 12h --> Partial</pre> Note: ⁽¹⁾ Refer to command 12h for Partial Display mode ⁽²⁾ Refer to command 37h for Vertical Scroll mode.																			
	Restriction	This command has no effect when Normal Display mode is active.																		
	Command Availability	<table><tr><td>Status</td><td>Availability</td></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In
Status	Availability																			
Normal Mode ON, Sleep Out	Yes																			
Partial Mode ON, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>S/W Reset</td><td>Normal Mode ON</td></tr><tr><td>H/W Reset</td><td>Normal Mode ON</td></tr></table>												Status	Default Value	S/W Reset	Normal Mode ON	H/W Reset	Normal Mode ON		
Status	Default Value																			
S/W Reset	Normal Mode ON																			
H/W Reset	Normal Mode ON																			

9.3.13 Display Inversion OFF (20h)

20 h	INVOFF (Display Inversion OFF)																			
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	0	0	1	0	0	0	0	0	20								
Parameter	NO PARAMETER																			
Description	This command is used to recover from display inversion mode (21h). This command makes no change of contents of RAM.																			
	Figure 9-2 : Example of Inverse Display OFF <table><tr><th colspan="2">Example</th></tr><tr><td>  SOLOMON SYSTECH GDDRAM </td><td>  SOLOMON SYSTECH Display </td></tr></table>												Example		 SOLOMON SYSTECH GDDRAM	 SOLOMON SYSTECH Display				
Example																				
 SOLOMON SYSTECH GDDRAM	 SOLOMON SYSTECH Display																			
Restriction	This command has no effect when it is already in inversion OFF mode.																			
Command Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode ON, Sleep Out	Yes																			
Partial Mode ON, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>S/W Reset</td><td>Display Inversion OFF</td></tr><tr><td>H/W Reset</td><td>Display Inversion OFF</td></tr></table>												Status	Default Value	S/W Reset	Display Inversion OFF	H/W Reset	Display Inversion OFF		
Status	Default Value																			
S/W Reset	Display Inversion OFF																			
H/W Reset	Display Inversion OFF																			




9.3.14 Display Inversion ON (21h)

21 h	INVON (Display Inversion ON)																			
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	0	0	1	0	0	0	0	1	21								
Parameter	NO PARAMETER																			
Description	This command is used to enter into display inversion mode. This command makes no change of contents of RAM. Every bit is inverted from the RAM to the display. Figure 9-3 : Example of Inverse Display ON <table><tr><td></td><td>→</td><td></td></tr><tr><td>GDDRAM</td><td></td><td>Display</td></tr></table>													→		GDDRAM		Display		
		→																		
GDDRAM		Display																		
Restriction	This command has no effect when it is already in inversion ON mode, All Pixels ON mode (23h) or All Pixels OFF mode (28h).																			
Command Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode ON, Sleep Out	Yes																			
Partial Mode ON, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>S/W Reset</td><td>Display Inversion OFF</td></tr><tr><td>H/W Reset</td><td>Display Inversion OFF</td></tr></table>												Status	Default Value	S/W Reset	Display Inversion OFF	H/W Reset	Display Inversion OFF		
Status	Default Value																			
S/W Reset	Display Inversion OFF																			
H/W Reset	Display Inversion OFF																			

9.3.15 All Pixels ON (23h)

23 h	ALLPON (All Pixels ON)																							
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	0	0	1	0	0	0	1	1	23												
Parameter	NO PARAMETER																							
Description	This command forces the entire display to be at “GS63” ⁽¹⁾ regardless of the contents of the display data RAM																							
	This command makes no change of contents of RAM.																							
	Figure 9-4 : Example of all pixel ON <table><tr><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td colspan="3">GDDRAM</td><td colspan="3">Display</td></tr></table>																		GDDRAM			Display		
																								
	GDDRAM			Display																				
The display will exit the “All pixels ON” mode through issuing commands: ‘All Pixels OFF (28h)’, ‘Disable All Pixels ON/OFF (29h)’ or ‘Partial Mode ON (12h)’ ⁽²⁾ .																								
The display is showing the content of the RAM after ‘Disable All Pixels ON/OFF (29h)’ and ‘Partial Mode ON (12h)’.																								
Note ⁽¹⁾ Refer to section 8.8 for details of GS63 ⁽²⁾ The default partial display area is full MUX with 128RGB x 160, and the partial display area can be set by using command ‘Partial Area (30h)’																								
Restriction	This command has no effect when it is already in All Pixels ON mode.																							
Command Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes				
Status	Availability																							
Normal Mode ON, Sleep Out	Yes																							
Partial Mode ON, Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>S/W Reset</td><td>Disable All Pixels ON</td></tr><tr><td>H/W Reset</td><td>Disable All Pixels ON</td></tr></table>												Status	Default Value	S/W Reset	Disable All Pixels ON	H/W Reset	Disable All Pixels ON						
Status	Default Value																							
S/W Reset	Disable All Pixels ON																							
H/W Reset	Disable All Pixels ON																							


9.3.16 All Pixels OFF (28h)

28 h	ALLPOFF (All Pixels OFF)																			
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	0	0	1	0	1	0	0	0	28								
Parameter	NO PARAMETER																			
Description	This command is used to enter into ALL PIXELS OFF mode. In this mode, the entire display to be at gray level “GS0” ⁽¹⁾ regardless of the contents of the display data RAM.																			
	This command makes no change of contents of RAM.																			
	Figure 9-5 : Example of all pixels OFF <table><tr><td></td><td>→</td><td></td></tr><tr><td>GDDRAM</td><td></td><td>Display</td></tr></table>													→		GDDRAM		Display		
		→																		
GDDRAM		Display																		
The display returns to normal display (showing the content of the RAM) through issuing command 29h “Disable All Pixels ON/OFF”.																				
Note ⁽¹⁾ Refer to section 8.8 for details of GS0																				
Restriction	This command has no effect when it is already in display OFF mode.																			
Command Availability	<table><tr><td>Status</td><td>Availability</td></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode ON, Sleep Out	Yes																			
Partial Mode ON, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>S/W Reset</td><td>Disable All Pixels OFF</td></tr><tr><td>H/W Reset</td><td>Disable All Pixels OFF</td></tr></table>												Status	Default Value	S/W Reset	Disable All Pixels OFF	H/W Reset	Disable All Pixels OFF		
Status	Default Value																			
S/W Reset	Disable All Pixels OFF																			
H/W Reset	Disable All Pixels OFF																			


9.3.17 Disable All Pixels ON/OFF (29h)

29 h	DISPON (Display ON)																			
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	0	0	1	0	1	0	0	1	29								
Parameter	NO PARAMETER																			
Description	This command is used to recover from All Pixels ON/OFF mode. Output from the RAM is enabled. This command makes no change of contents of RAM.																			
	Figure 9-6 : Example of Disable All Pixels ON/OFF <table border="1"><thead><tr><th colspan="2">Example</th></tr></thead><tbody><tr><td style="text-align: center;"> SOLOMON SYSTECH GDDRAM</td><td style="text-align: center;">→</td><td style="text-align: center;"> SOLOMON SYSTECH Display</td></tr></tbody></table>												Example		 SOLOMON SYSTECH GDDRAM	→	 SOLOMON SYSTECH Display			
Example																				
 SOLOMON SYSTECH GDDRAM	→	 SOLOMON SYSTECH Display																		
Restriction	This command has no effect when it is already in Disable All Pixels ON/OFF mode.																			
Command Availability	<table border="1"><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode ON, Sleep Out	Yes																			
Partial Mode ON, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table border="1"><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>S/W Reset</td><td>Disable All Pixels ON/OFF</td></tr><tr><td>H/W Reset</td><td>Disable All Pixels ON/OFF</td></tr></tbody></table>												Status	Default Value	S/W Reset	Disable All Pixels ON/OFF	H/W Reset	Disable All Pixels ON/OFF		
Status	Default Value																			
S/W Reset	Disable All Pixels ON/OFF																			
H/W Reset	Disable All Pixels ON/OFF																			

9.3.18 Set Column Address (2Ah)

2A h	CASET (Set Column Address)																						
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
Command	0	1	↑	0	0	1	0	1	0	1	0	2A											
1 st Parameter	1	1	↑	xx	SC6	SC5	SC4	SC3	SC2	SC1	SC0	00..7F											
2 nd Parameter	1	1	↑	xx	EC6	EC5	EC4	EC3	EC2	EC1	EC0	00..7F											
Description	This command is used to define area of RAM where MCU can access.																						
	The values of Start Column Address (SC[6:0]) and End Column Address (EC[6:0]) are referred when Memory Write command (2Ch) is issued. Each value represents one column line in the RAM. (Example) SC[6..0] EC[6..0] 																						
Restriction	SC[6:0] always must be equal to or less than EC[6:0]																						
Command Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes			
Status	Availability																						
Normal Mode ON, Sleep Out	Yes																						
Partial Mode ON, Sleep Out	Yes																						
Sleep In	Yes																						
Default	<table><tr><th>Status</th><th colspan="2">Default Value</th></tr><tr><td rowspan="2">S/W Reset</td><td>When Bit A5 of command 36h = 0b</td><td>When Bit A5 of command 36h = 1b</td></tr><tr><td>SC[6:0]=00h EC[6:0] = 7Fh</td><td>SC[6:0]=00h EC[6:0] = 9Fh</td></tr><tr><td>H/W Reset</td><td>SC[6:0]=00h</td><td>EC[6:0] = 7Fh</td></tr></table>												Status	Default Value		S/W Reset	When Bit A5 of command 36h = 0b	When Bit A5 of command 36h = 1b	SC[6:0]=00h EC[6:0] = 7Fh	SC[6:0]=00h EC[6:0] = 9Fh	H/W Reset	SC[6:0]=00h	EC[6:0] = 7Fh
Status	Default Value																						
S/W Reset	When Bit A5 of command 36h = 0b	When Bit A5 of command 36h = 1b																					
	SC[6:0]=00h EC[6:0] = 7Fh	SC[6:0]=00h EC[6:0] = 9Fh																					
H/W Reset	SC[6:0]=00h	EC[6:0] = 7Fh																					

9.3.19 Set Row Address (2Bh)

2B h	RASET (Set Row Address)																						
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
Command	0	1	↑	0	0	1	0	1	0	1	1	2B											
1 st Parameter	1	1	↑	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	00..9F											
2 nd Parameter	1	1	↑	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	00..9F											
Description	This command is used to define area of RAM where MCU can access. The values of Start row address (SR[7:0]) and End row address (ER[7:0]) are referred when Memory Write command (2Ch) is issued. Each value represents one row line in the RAM. (Example) 																						
	Restriction SR[7:0] always must be equal to or less than ER[7:0]																						
Command Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes			
Status	Availability																						
Normal Mode ON, Sleep Out	Yes																						
Partial Mode ON, Sleep Out	Yes																						
Sleep In	Yes																						
Default	<table><tr><th>Status</th><th colspan="2">Default Value</th></tr><tr><td rowspan="2">S/W Reset</td><td>When Bit A5 of command 36h = 0b</td><td>When Bit A5 of command 36h = 1b</td></tr><tr><td>SR[7:0] = 00h ER[7:0] = 9Fh</td><td>SR[7:0] = 00h ER[7:0] = 7Fh</td></tr><tr><td>H/W Reset</td><td>SR[7:0]=00h</td><td>ER[7:0] = 9Fh</td></tr></table>												Status	Default Value		S/W Reset	When Bit A5 of command 36h = 0b	When Bit A5 of command 36h = 1b	SR[7:0] = 00h ER[7:0] = 9Fh	SR[7:0] = 00h ER[7:0] = 7Fh	H/W Reset	SR[7:0]=00h	ER[7:0] = 9Fh
Status	Default Value																						
S/W Reset	When Bit A5 of command 36h = 0b	When Bit A5 of command 36h = 1b																					
	SR[7:0] = 00h ER[7:0] = 9Fh	SR[7:0] = 00h ER[7:0] = 7Fh																					
H/W Reset	SR[7:0]=00h	ER[7:0] = 9Fh																					




9.3.20 Memory Write (2Ch)

2C h	RAMWR (Memory Write)																										
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX															
Command	0	1	↑	0	0	1	0	1	1	0	0	2C															
1 st Parameter	1	1	↑	D17	D16	D15	D14	D13	D12	D11	D10	00..FF															
:	1	1	↑	Dx7	Dx6	Dx5	Dx4	Dx3	Dx2	Dx1	Dx0	00..FF															
N th Parameter	1	1	↑	Dn7	Dn6	Dn5	Dn4	Dn3	Dn2	Dn1	Dn0	00..FF															
Description	This command is used to transfer data from MCU to RAM. After this command, data entries will be written into the display RAM until another command is written. (Sending any other command can stop memory write.) This command must be sent before write data into RAM. When this command is accepted, the column register and the row register are reset to the Start Column/Start Row positions. Then parameters are stored in RAM and the column register and the row register incremented as stated in table below: Table 9-1 : Controls for column and row counters under different conditions <table><tr><th>Conditions</th><th>Column Counter</th><th>Row Counter</th></tr><tr><td>When RAMWR (Command 2Ch) / RAMRD (Command 2Eh) command is accepted.</td><td>Return to “Start Column”</td><td>Return to “Start Row”</td></tr><tr><td>Complete Pixel Read/Write action</td><td>Increment by 1</td><td>No change</td></tr><tr><td>The Column counter value is larger than “End column.”</td><td>Return to “Start Column”</td><td>Increment by 1</td></tr><tr><td>The Column counter value is larger than “End column” and the Row counter value is larger than “End Row”.</td><td>Return to “Start Column”</td><td>Return to “Start Row”</td></tr></table> Refer to Table 8-8 for colour coding during write.												Conditions	Column Counter	Row Counter	When RAMWR (Command 2Ch) / RAMRD (Command 2Eh) command is accepted.	Return to “Start Column”	Return to “Start Row”	Complete Pixel Read/Write action	Increment by 1	No change	The Column counter value is larger than “End column.”	Return to “Start Column”	Increment by 1	The Column counter value is larger than “End column” and the Row counter value is larger than “End Row”.	Return to “Start Column”	Return to “Start Row”
	Conditions	Column Counter	Row Counter																								
	When RAMWR (Command 2Ch) / RAMRD (Command 2Eh) command is accepted.	Return to “Start Column”	Return to “Start Row”																								
	Complete Pixel Read/Write action	Increment by 1	No change																								
	The Column counter value is larger than “End column.”	Return to “Start Column”	Increment by 1																								
	The Column counter value is larger than “End column” and the Row counter value is larger than “End Row”.	Return to “Start Column”	Return to “Start Row”																								
	Command Availability	<table><tr><td>Status</td><td>Availability</td></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes						
	Status	Availability																									
Normal Mode ON, Sleep Out	Yes																										
Partial Mode ON, Sleep Out	Yes																										
Sleep In	Yes																										
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>S/W Reset</td><td>Contents of memory is not cleared</td></tr><tr><td>H/W Reset</td><td>Contents of memory is not cleared</td></tr></table>												Status	Default Value	S/W Reset	Contents of memory is not cleared	H/W Reset	Contents of memory is not cleared									
Status	Default Value																										
S/W Reset	Contents of memory is not cleared																										
H/W Reset	Contents of memory is not cleared																										



9.3.21 Memory Read (2Eh)

2E h	RAMRD (Memory Read)																			
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	0	0	1	0	1	1	1	0	2E								
1 st Parameter	1	↑	1	xx	xx	xx	xx	xx	xx	xx	xx	xx								
2 nd Parameter	1	↑	1	D17	D16	D15	D14	D13	D12	D11	D10	00..FF								
:	1	↑	1	Dx7	Dx6	Dx5	Dx4	Dx3	Dx2	Dx1	Dx0	00..FF								
(N+1) th Parameter	1	↑	1	Dn7	Dn6	Dn5	Dn4	Dn3	Dn2	Dn1	Dn0	00..FF								
Description	This command is used to transfer data from RAM to MCU. After this command, data is read from the display RAM until another command is written. (Sending any other command can stop memory read.) This command must be sent before read data from RAM. When this command is accepted, the column register and the row register are reset to the Start Column/Start Row positions. The 1st parameter is dummy read. Then parameters are read back from the RAM .The column register and the row register incremented as in Table 9-1. Refer to Table 8-9 for colour coding during read. Note (¹) Memory Read is only possible via the Parallel Interface.																			
Command Availability	<table><tr><td>Status</td><td>Availability</td></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode ON, Sleep Out	Yes																			
Partial Mode ON, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>S/W Reset</td><td>Contents of memory is not cleared</td></tr><tr><td>H/W Reset</td><td>Contents of memory is not cleared</td></tr></table>												Status	Default Value	S/W Reset	Contents of memory is not cleared	H/W Reset	Contents of memory is not cleared		
Status	Default Value																			
S/W Reset	Contents of memory is not cleared																			
H/W Reset	Contents of memory is not cleared																			

9.3.22 Partial Area (30h)

30 h	PLTAR (Partial Area)																			
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	0	0	1	1	0	0	0	0	30								
1 st Parameter	1	1	↑	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	00..9F								
2 nd Parameter	1	1	↑	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	00..9F								
Description	This command defines the partial mode’s display area. There are 2 parameters associated with this command, the first defines the Start Row (SR) and the second the End Row (ER), as illustrated in the figures below. SR and ER refer to the RAM Line Pointer. If End Row>Start Row: 																			
	If End Row<Start Row: 																			
	If End Row = Start Row, then the Partial Area will be one row.																			
	Figure 9-7 : Example of partial display function 																			
	Command Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In
Status	Availability																			
Normal Mode ON, Sleep Out	Yes																			
Partial Mode ON, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>S/W Reset</td><td>SR[7:0] =00h, ER[7:0]=9Fh</td></tr><tr><td>H/W Reset</td><td>SR[7:0] =00h, ER[7:0]=9Fh</td></tr></table>												Status	Default Value	S/W Reset	SR[7:0] =00h, ER[7:0]=9Fh	H/W Reset	SR[7:0] =00h, ER[7:0]=9Fh		
Status	Default Value																			
S/W Reset	SR[7:0] =00h, ER[7:0]=9Fh																			
H/W Reset	SR[7:0] =00h, ER[7:0]=9Fh																			

9.3.23 Vertical Scrolling Definition (33h)

33 h	VSCRDEF (Vertical Scrolling Definition)																							
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	0	0	1	1	0	0	1	1	33												
1 st Parameter	1	1	↑	TFA7	TFA6	TFA5	TFA4	TFA3	TFA2	TFA1	TFA0	00..A0												
2 nd Parameter	1	1	↑	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0	00..A0												
3 rd Parameter	1	1	↑	BFA7	BFA6	BFA5	BFA4	BFA3	BFA2	BFA1	BFA0	00..A0												
	This command defines the Vertical Scrolling Area of the display. TFA, VSA and BFA refer to the RAM Line Pointer. The 1st parameter TFA[7:0] describes the Top Fixed Area in number of rows. The 2nd parameter VSA[7:0] describes the height of the Vertical Scrolling Area in number of rows from the Vertical Scrolling Start Address. The first row read from RAM appears immediately after the bottom most row of the Top Fixed Area. The 3rd parameter BFA[7:0] describes the Bottom Fixed Area in number of rows. It should be set to MUX ratio - VSA - TFA. (where MUX ratio is set by command CAh). i.e. TFA+VSA+BFA = MUX ratio  The vertical scrolling is determined by commands “Vertical Scrolling Definition” (33h) and “Vertical Scrolling Start Address” (37h).  TFA = Top Fixed Area SCA = Vertical Scrolling Area BFA = Bottom Fixed Area																							
Command Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes				
Status	Availability																							
Normal Mode ON, Sleep Out	Yes																							
Partial Mode ON, Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table><tr><th>Status</th><th colspan="3">Default Value</th></tr><tr><td>S/W Reset</td><td>TFA [7:0]=00h</td><td>VSA[7:0]=A0h</td><td>BFA[7:0]=00h</td></tr><tr><td>H/W Reset</td><td>TFA [7:0]=00h</td><td>VSA[7:0]=A0h</td><td>BFA[7:0]=00h</td></tr></table>												Status	Default Value			S/W Reset	TFA [7:0]=00h	VSA[7:0]=A0h	BFA[7:0]=00h	H/W Reset	TFA [7:0]=00h	VSA[7:0]=A0h	BFA[7:0]=00h
Status	Default Value																							
S/W Reset	TFA [7:0]=00h	VSA[7:0]=A0h	BFA[7:0]=00h																					
H/W Reset	TFA [7:0]=00h	VSA[7:0]=A0h	BFA[7:0]=00h																					

9.3.24 Disable Tearing Effect (34h)

34 h	TEOFF (Tearing Effect Line OFF)																			
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	0	0	1	1	0	1	0	0	34								
Parameter	NO PARAMETER																			
Description	This command is used to turn OFF (output LOW) the Tearing Effect output signal from the TE signal line.																			
Restriction	This command has no effect when Tearing Effect output is already OFF.																			
Command Availability	<table><tr><td>Status</td><td>Availability</td></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes
	Status	Availability																		
	Normal Mode ON, Sleep Out	Yes																		
	Partial Mode ON, Sleep Out	Yes																		
Sleep In	Yes																			
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>S/W Reset</td><td>OFF</td></tr><tr><td>H/W Reset</td><td>OFF</td></tr></table>												Status	Default Value	S/W Reset	OFF	H/W Reset	OFF		
	Status	Default Value																		
	S/W Reset	OFF																		
H/W Reset	OFF																			

9.3.25 Enable Tearing Effect (35h)

35 h	TEON (Tearing Effect Line ON)																			
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	0	0	1	1	0	1	0	1	35								
Parameter	1	1	↑	xx	xx	xx	xx	xx	xx	xx	M0	xx								
Description	This command is used to turn ON the Tearing Effect output signal from the TE signal line. The Tearing Effect Line ON has one parameter which describes the mode of the Tearing Effect Output Line. When M[0]=0: Vertical synchronization (Vsync) pulse only When M[0]=1: Vertical synchronization (Vsync) pulse + Horizontal synchronization (Hsync) pulse Refer to Section 8.10 for details.																			
Command Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode ON, Sleep Out	Yes																			
Partial Mode ON, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>S/W Reset</td><td>OFF</td></tr><tr><td>H/W Reset</td><td>OFF</td></tr></table>												Status	Default Value	S/W Reset	OFF	H/W Reset	OFF		
Status	Default Value																			
S/W Reset	OFF																			
H/W Reset	OFF																			

9.3.26 Memory Access Control (36h)

36 h	MADCTL (Memory Access Control)																			
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	0	0	1	1	0	1	1	0	36								
1 st Parameter	1	1	↑	A7	A6	A5	0	A3	xx	xx	xx	xx								
2 nd Parameter	1	1	↑	xx	xx	BS3	BS2	xx	xx	A1	A0	xx								
Description	This command has multiple configurations, for example, defines read/write scanning direction of RAM , MCU bus interface selection bits and COM pins hardware configuration. Each bit setting is described as follows:																			
	BIT	NAME			DESCRIPTION															
	A7	COM scan direction Remap			Details refer to description below.															
	A6	Column Address Mapping																		
	A5	Address Increment mode																		
	A3	RGB Mapping			This command bit is made for flexible layout of segment signals in OLED module to match filter design. A[3]=0, normal order SA,SB,SC (e.g. BGR) [reset] A[3]=1, reverse order SC,SB,SA (e.g. RGB)															
	A1	COM Left / Right Remap			This command bit is made for flexible layout of common signals in OLED module with COM0 arranged on either left or right side. A[1]=0, Disable left-right swapping on COM [reset] A[1]=1, Set left-right swapping on COM															
	A0	Odd Even Split of COM pins			This bit can set the odd even arrangement of COM pins. A[0] = 0: Disable COM split odd even, pin assignment of common is in sequential. A[0] = 1: Enable COM split odd even, pin assignment of common is in odd even split. [reset]															
	BS[3:2]	MCU bus interface selection bits			Select appropriate logic setting as described in the following table. <table><tr><td>BS[3:2]</td><td>Interface</td></tr><tr><td>00</td><td>SPI, 8-bit parallel [reset]</td></tr><tr><td>01</td><td>16-bit parallel</td></tr><tr><td>11</td><td>18-bit parallel</td></tr></table> BS3 and BS2 are command programmable (by command 36h). BS1 and BS0 are pin select (refer to Table 7-2).								BS[3:2]	Interface	00	SPI, 8-bit parallel [reset]	01	16-bit parallel	11	18-bit parallel
	BS[3:2]	Interface																		
00	SPI, 8-bit parallel [reset]																			
01	16-bit parallel																			
11	18-bit parallel																			
Address increment mode (A[5]) When it is set to 0, the driver is set as horizontal address increment mode. After the display RAM is read/written, the column address pointer is increased automatically by 1. If the column address pointer reaches column end address, the column address pointer is reset to column start address and row address pointer is increased by 1. The sequence of movement of the row and column address point for horizontal address increment mode is shown in Figure 9-8.																				
Figure 9-8 : Address Pointer Movement of Horizontal Address Increment Mode																				
	Col 0	Col 1		Col 126	Col 127															
Row 0																				
Row 1																				
:																				
Row 158																				
Row 159																				


When A[5] is set to 1, the driver is set to vertical address increment mode. After the display RAM is read/written, the row address pointer is increased automatically by 1. If the row address pointer reaches the row end address, the row address pointer is reset to row start address and column address pointer is increased by 1. The sequence of movement of the row and column address point for vertical address increment mode is shown in Figure 9-9.

Figure 9-9 : Address Pointer Movement of Vertical Address Increment Mode



	Col 0	Col 1		Col 126	Col 127
Row 0	↓	↗	↗	↗	↗
Row 1		↓	↓	↓	↓
⋮					
Row 158					
Row 159	↓	↓	↓	↓	↓

- Column Address Mapping (A[6])**
 This command bit is made for flexible layout of segment signals in OLED module with segment arranged from left to right or vice versa. The display direction is either mapping display data RAM column 0 to SEG0 pin (A[6] = 0), or mapping display data RAM column 127 to SEG0 pin (A[6] = 1). The effects of both are shown in Figure 9-10.
- COM scan direction Remap (A[7])**
 This bit determines the scanning direction of the common for flexible layout of common signals in OLED module either from up to down or vice versa. Details of bit A[7] can be found in Figure 9-10.
 A[7]=0, Scan from COM0 to COM[N-1] (No Remap)
 A[7]=1, Scan from COM[N-1] to COM0 (Remap). Where N is the multiplex ratio.

Figure 9-10 : Example Bit A[5], A[6], A[7] in command MADCTL (36h)



Example square image is like this:

Display Example		A5	A6	A7
Normal		0	0	0
Y-Invert		0	0	1
X-Invert		0	1	0







36 h	MADCTL (Memory Access Control)					
	Display Example			A5	A6	A7
	X-Invert+ Y-Invert		0	1	1	
	Exchange Row-Column		1	0	0	
	Exchange Row-Column + X Invert (270 deg rotation)		1	0	1	
	Exchange Row-Column + Y Invert (90 deg rotation)		1	1	0	
	Exchange Row-Column + X Invert + Y Invert		1	1	1	


Figure 9-11 : COM Pins Hardware Configuration (MUX ratio: 160)

Case and Conditions			COM pins Configurations																											
A																														
A[0]=0 Disable Odd Even Split of COM pins	A[1]=0 Disable COM Left / Right Remap	A[7]=0 COM Scan Direction : from COM0 to COM159																												
<table><tr><th>Pin name</th><th>Panel</th></tr><tr><td>COM 0</td><td>Row 0</td></tr><tr><td>COM 1</td><td>Row 1</td></tr><tr><td>COM 2</td><td>Row 2</td></tr><tr><td>...</td><td>...</td></tr><tr><td>COM 78</td><td>Row 78</td></tr><tr><td>COM 79</td><td>Row 79</td></tr><tr><td>COM 80</td><td>Row 80</td></tr><tr><td>COM 81</td><td>Row 81</td></tr><tr><td>...</td><td>...</td></tr><tr><td>COM 157</td><td>Row 157</td></tr><tr><td>COM 158</td><td>Row 158</td></tr><tr><td>COM 159</td><td>Row 159</td></tr></table>			Pin name	Panel	COM 0	Row 0	COM 1	Row 1	COM 2	Row 2	...	...	COM 78	Row 78	COM 79	Row 79	COM 80	Row 80	COM 81	Row 81	...	...	COM 157	Row 157	COM 158	Row 158	COM 159	Row 159		
Pin name	Panel																													
COM 0	Row 0																													
COM 1	Row 1																													
COM 2	Row 2																													
...	...																													
COM 78	Row 78																													
COM 79	Row 79																													
COM 80	Row 80																													
COM 81	Row 81																													
...	...																													
COM 157	Row 157																													
COM 158	Row 158																													
COM 159	Row 159																													

COM pins Configurations


A[0]=0	A[1]=1	A[7]=0
Disable Odd Even Split of COM pins	Enable COM Left / Right Remap	COM Scan Direction : from COM0 to COM159

Pin name	Panel
COM 0	Row 80
COM 1	Row 81
COM 2	Row 82
... ..	
COM 78	Row 158
COM 79	Row 159
COM 80	Row 0
COM 81	Row 1
... ..	
COM 157	Row 77
COM 158	Row 78
COM 159	Row 79




A[0]=0	A[1]=0	A[7]=1
Disable Odd Even Split of COM pins	Disable COM Left / Right Remap	COM Scan Direction : from COM159 to COM0

Pin name	Panel
COM 0	Row 159
COM 1	Row 158
COM 2	Row 157
... ..	
COM 78	Row 81
COM 79	Row 80
COM 80	Row 79
COM 81	Row 78
... ..	
COM 157	Row 2
COM 158	Row 1
COM 159	Row 0



A[0]=0	A[1]=1	A[7]=1
Disable Odd Even Split of COM pins	Enable COM Left / Right Remap	COM Scan Direction : from COM159 to COM0

Pin name	Panel
COM 0	Row 79
COM 1	Row 78
COM 2	Row 77
... ..	
COM 78	Row 1
COM 79	Row 0
COM 80	Row 159
COM 81	Row 158
... ..	
COM 157	Row 82
COM 158	Row 81
COM 159	Row 80




Case and Conditions

E [reset]

A[0]=1	A[1]=0	A[7]=0
Enable Odd Even Split of COM pins	Disable COM Left / Right Remap	COM Scan Direction : from COM0 to COM159

Pin name	Panel
COM 0	Row 0
COM 1	Row 2
COM 2	Row 4
...	...
COM 78	Row 156
COM 79	Row 158
COM 80	Row 1
COM 81	Row 3
...	...
COM 157	Row 155
COM 158	Row 157
COM 159	Row 159


COM pins Configurations



F

A[0]=1	A[1]=1	A[7]=0
Enable Odd Even Split of COM pins	Enable COM Left / Right Remap	COM Scan Direction : from COM0 to COM159


Pin name	Panel
COM 0	Row 1
COM 1	Row 3
COM 2	Row 5
...	...
COM 78	Row 157
COM 79	Row 159
COM 80	Row 0
COM 81	Row 2
...	...
COM 157	Row 154
COM 158	Row 156
COM 159	Row 158



G


A[0]=1	A[1]=0	A[7]=1
Enable Odd Even Split of COM pins	Disable COM Left / Right Remap	COM Scan Direction : from COM159 to COM0

Pin name	Panel
COM 0	Row 159
COM 1	Row 157
COM 2	Row 155
...	...
COM 78	Row 3
COM 79	Row 1
COM 80	Row 158
COM 81	Row 156
...	...
COM 157	Row 4
COM 158	Row 2
COM 159	Row 0



36 h	MADCTL (Memory Access Control)																													
	Case and Conditions		COM pins Configurations																											
	H																													
	<table><tr><td>A[0]=1</td><td>A[1]=1</td><td>A[7]=1</td></tr><tr><td>Enable Odd Even Split of COM pins</td><td>Enable COM Left / Right Remap</td><td>COM Scan Direction : from COM159 to COM0</td></tr></table>	A[0]=1		A[1]=1	A[7]=1	Enable Odd Even Split of COM pins	Enable COM Left / Right Remap	COM Scan Direction : from COM159 to COM0																						
A[0]=1	A[1]=1	A[7]=1																												
Enable Odd Even Split of COM pins	Enable COM Left / Right Remap	COM Scan Direction : from COM159 to COM0																												
	<table><tr><th>Pin name</th><th>Panel</th></tr><tr><td>COM 0</td><td>Row 158</td></tr><tr><td>COM 1</td><td>Row 156</td></tr><tr><td>COM 2</td><td>Row 154</td></tr><tr><td>... ..</td><td>... ..</td></tr><tr><td>COM 78</td><td>Row 2</td></tr><tr><td>COM 79</td><td>Row 0</td></tr><tr><td colspan="2"> </td></tr><tr><td>COM 80</td><td>Row 159</td></tr><tr><td>COM 81</td><td>Row 157</td></tr><tr><td>...</td><td>...</td></tr><tr><td>COM 157</td><td>Row 5</td></tr><tr><td>COM 158</td><td>Row 3</td></tr><tr><td>COM 159</td><td>Row 1</td></tr></table>	Pin name	Panel	COM 0	Row 158	COM 1	Row 156	COM 2	Row 154			COM 78	Row 2	COM 79	Row 0			COM 80	Row 159	COM 81	Row 157	...	...	COM 157	Row 5	COM 158	Row 3	COM 159	Row 1	
Pin name	Panel																													
COM 0	Row 158																													
COM 1	Row 156																													
COM 2	Row 154																													
... ..																														
COM 78	Row 2																													
COM 79	Row 0																													
COM 80	Row 159																													
COM 81	Row 157																													
...	...																													
COM 157	Row 5																													
COM 158	Row 3																													
COM 159	Row 1																													
Command Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>			Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes																			
Status	Availability																													
Normal Mode ON, Sleep Out	Yes																													
Partial Mode ON, Sleep Out	Yes																													
Sleep In	Yes																													
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>S/W Reset</td><td>No Change</td></tr><tr><td>H/W Reset</td><td>A7=0, A6=0, A5=0, A4=0, A3=0, A1=0, A0=1 BS[3:2]=00.</td></tr></table>			Status	Default Value	S/W Reset	No Change	H/W Reset	A7=0, A6=0, A5=0, A4=0, A3=0, A1=0, A0=1 BS[3:2]=00.																					
Status	Default Value																													
S/W Reset	No Change																													
H/W Reset	A7=0, A6=0, A5=0, A4=0, A3=0, A1=0, A0=1 BS[3:2]=00.																													

9.3.27 Vertical Scrolling Start Address (37h)

37 h				VSCRSADD (Vertical Scrolling Start Address)																
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	0	0	1	1	0	1	1	1	37								
Parameter	1	1	↑	VSP7	VSP6	VSP5	VSP4	VSP3	VSP2	VSP1	VSP0	00..23								
Description	This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area and the scrolling mode. The Vertical Scrolling Start Address command has one parameter which describes the address of the row in the RAM that will be written as the first row after the last row of the Top Fixed Area on the display as illustrated below: Example: When Top Fixed Area = Bottom Fixed Area = 0, Vertical Scrolling Area = 160 and VSP='3'. 																			
	Note (1) When new Pointer position and Picture Data are sent, the result on the display will happen at the next frame to avoid tearing effect. (2) VSP refers to the RAM row Pointer. (3) Vertical Scroll mode is entered by issuing this command. Entering command 13h can OFF Vertical Scroll mode.																			
Restriction	Since the value of the Vertical Scrolling Start Address is absolute (with reference to the RAM), it must not enter the fixed area (defined by Vertical Scrolling Definition (33h), otherwise undesirable image will be displayed on the Panel. e.g. If Top Fixed Area =2, Bottom Fixed Area = 3, Vertical Scrolling Area = 155 (set by command 33h), then RAM row 0, row 1, row 157, row 158 and row 159 are in the fixed area. As a result VSP should be set within the range 2~156.																			
Command Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode ON, Sleep Out	Yes																			
Partial Mode ON, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>S/W Reset</td><td>VSP[7:0]=00h</td></tr><tr><td>H/W Reset</td><td>VSP[7:0]=00h</td></tr></table>												Status	Default Value	S/W Reset	VSP[7:0]=00h	H/W Reset	VSP[7:0]=00h		
Status	Default Value																			
S/W Reset	VSP[7:0]=00h																			
H/W Reset	VSP[7:0]=00h																			

9.3.28 Interface Pixel Format (3Ah)

3A h	COLMOD (Interface Pixel Format)											
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	0	0	1	1	1	0	1	0	3A
Parameter	1	1	↑	XX	XX	XX	XX	XX	A2	A1	A0	xx
Description	This command is used to define the format of RGB picture data, which is to be transferred via the MCU Interface. The formats are shown in the table:											
									Interface Format	A2	A1	A0
									Not Defined	0	0	0
									Not Defined	0	0	1
									Not Defined	0	1	0
									Not Defined	0	1	1
									Not Defined	1	0	0
									16 Bit/Pixel (65k color)	1	0	1
									18 Bit/Pixel (262k color)	1	1	0
									Not Defined	1	1	1
Note (1) 16 Bit/Pixel mode is not available for 18bit interface.												
Command Availability									Status	Availability		
								Normal Mode ON, Sleep Out	Yes			
								Partial Mode ON, Sleep Out	Yes			
								Sleep In	Yes			
Default									Status	Default Value		
									S/W Reset	No Change		
									H/W Reset	18 Bit/Pixel		

9.3.29 Write Luminance (51h)

This command has combined effect with the High Power Protection function. To eliminate the effect, once may set according to below instruction.

Before setting write luminance command, disable the High Power protection (command: B3h → 00h or 01h) first.

e.g. Disable High Power Protection → set luminance to 1111b

B3h → 00h or 01h → 51h → F0h.

“00” or “01” depends on enable/disable internal V_{DD} regulator.

51 h	WRLUM (Write Luminance)																							
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	0	1	↑	0	1	0	1	0	0	0	1	51												
Parameter	1	1	↑	LUM3	LUM2	LUM1	LUM0	XX	XX	XX	XX	00..FF												
Description	This command is to control the segment output current by a scaling factor. This factor is common to color A, B and C. The chip has 16 master control steps. The factor is ranged from 1 [0000b] to 16 [1111b]. Reset is 16 [1111b]. The smaller the master current value, the dimmer the OLED panel display is set. <table> <tr> <th>LUM[3:0]</th> <th>Master Current Control</th> </tr> <tr> <td>0000</td> <td>1/16</td> </tr> <tr> <td>0001</td> <td>2/16</td> </tr> <tr> <td>:</td> <td>:</td> </tr> <tr> <td>1110</td> <td>15/16</td> </tr> <tr> <td>1111</td> <td>16/16</td> </tr> </table>												LUM[3:0]	Master Current Control	0000	1/16	0001	2/16	:	:	1110	15/16	1111	16/16
	LUM[3:0]	Master Current Control																						
	0000	1/16																						
	0001	2/16																						
	:	:																						
	1110	15/16																						
	1111	16/16																						
Command Availability	<table> <tr> <th>Status</th> <th>Availability</th> </tr> <tr> <td>Normal Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </table>												Status	Availability	Normal Mode On, Sleep Out	Yes	Partial Mode On, Sleep Out	Yes	Sleep In	Yes				
	Status	Availability																						
	Normal Mode On, Sleep Out	Yes																						
	Partial Mode On, Sleep Out	Yes																						
Sleep In	Yes																							
Default	<table> <tr> <th>Status</th> <th>Default Value</th> </tr> <tr> <td>S/W Reset</td> <td>LUM[3:0]=1111</td> </tr> <tr> <td>H/W Reset</td> <td>LUM[3:0]=1111</td> </tr> </table>												Status	Default Value	S/W Reset	LUM[3:0]=1111	H/W Reset	LUM[3:0]=1111						
	Status	Default Value																						
	S/W Reset	LUM[3:0]=1111																						
H/W Reset	LUM[3:0]=1111																							

9.3.30 Read Luminance Value (52h)

52 h	RDLUM (Read Luminance Value)																			
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	0	1	0	1	0	0	1	0	52								
1 st Parameter	1	↑	1	xx	xx	xx	xx	xx	xx	xx	xx	xx								
2 nd Parameter	1	↑	1	LUM3	LUM2	LUM1	LUM0	xx	xx	xx	xx	xx								
Description	This read byte returns 4-bit master current value set by command 51h. The 1 st parameter is dummy read. The 2 nd parameter LUM[3:0] returns the 4-bit master current value set by command 51h.																			
Command Availability	<table><tr><td>Status</td><td>Availability</td></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode ON, Sleep Out	Yes																			
Partial Mode ON, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>S/W Reset</td><td>F0h</td></tr><tr><td>H/W Reset</td><td>F0h</td></tr></table>												Status	Default Value	S/W Reset	F0h	H/W Reset	F0h		
Status	Default Value																			
S/W Reset	F0h																			
H/W Reset	F0h																			

9.3.31 Read Display Identification Information (DAh)

DA h	RDDIDIF (Read Display Identification Information)																				
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX									
Command	0	1	↑	1	1	0	1	1	0	1	0	DA									
1 st Parameter	1	↑	1	xx	xx	xx	xx	xx	xx	xx	xx	xx									
2 nd Parameter	1	↑	1	0	0	0	0	ID3	ID2	ID1	ID0	xx									
Description	This command performs the same function as command 04h																				
	This read byte returns 4-bit Display Identification Information.																				
	The 1 st parameter is dummy read.																				
	The 2 nd parameter ID[3:0] returns the Display Identification Information burned in OTP through B1h command.																				
Command Availability	<table><tr><td>Status</td><td>Availability</td></tr><tr><td>Normal Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode ON, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>												Status	Availability	Normal Mode ON, Sleep Out	Yes	Partial Mode ON, Sleep Out	Yes	Sleep In	Yes	
Status	Availability																				
Normal Mode ON, Sleep Out	Yes																				
Partial Mode ON, Sleep Out	Yes																				
Sleep In	Yes																				
Default	<table><tr><td>Status</td><td>Default Value before OTP Programming</td><td>Default Value after OTP Programming</td></tr><tr><td>S/W Reset</td><td>ID[3:0] = 0000b</td><td>OTP content</td></tr><tr><td>H/W Reset</td><td>ID[3:0] = 0000b</td><td>OTP content</td></tr></table>												Status	Default Value before OTP Programming	Default Value after OTP Programming	S/W Reset	ID[3:0] = 0000b	OTP content	H/W Reset	ID[3:0] = 0000b	OTP content
Status	Default Value before OTP Programming	Default Value after OTP Programming																			
S/W Reset	ID[3:0] = 0000b	OTP content																			
H/W Reset	ID[3:0] = 0000b	OTP content																			

9.3.32 OTP Write (B1h)

B1 h	OTPWR (OTP Write)																																																																																																																	
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																																																						
Command	0	1	↑	1	0	1	1	0	0	0	1	B1																																																																																																						
1 st Parameter	1	1	↑	P7	P6	P5	P4	P3	P2	P1	P0	xx																																																																																																						
2 nd Parameter	1	1	↑	CB3	CB2	CB1	CB0	CA3	CA2	CA1	CA0	xx																																																																																																						
3 rd Parameter	1	1	↑	ID3	ID2	ID1	ID0	CC3	CC2	CC1	CC0	xx																																																																																																						
Description	This command is used to program data from MCU to OTP (One Time Program).																																																																																																																	
	The 1 st parameter P[7:0] is used to select between OTP programming or OTP Emulation:																																																																																																																	
	Function											P[7:0]																																																																																																						
	OTP Programming : Burn the OTP contents											2Bh																																																																																																						
	OTP Emulation : For evaluation purpose											2Eh																																																																																																						
	The emulated OTP bytes can be cleared by hardware or software reset (01h)																																																																																																																	
	The 2 nd and 3 rd parameters are for the OTP bytes:																																																																																																																	
	– ID[3:0] is for the Display Identification Information. The burned Display Identification Information can be read through 04h , B2h or DAh.																																																																																																																	
	– CA[3:0] is for trimming Color A contrast ⁽¹⁾																																																																																																																	
	– CB[3:0] is for trimming Color B contrast ⁽¹⁾																																																																																																																	
	– CC[3:0] is for trimming Color C contrast ⁽¹⁾																																																																																																																	
	Table 9-2 : Colour contrast adjustment																																																																																																																	
	<table><tr><th>CA [3:0]</th><th>Adjustment</th><th>CB [3:0]</th><th>Adjustment</th><th>CC [3:0]</th><th>Adjustment</th></tr><tr><td>0000</td><td>0%</td><td>0000</td><td>0%</td><td>0000</td><td>0%</td></tr><tr><td>0001</td><td>+1/32</td><td>0001</td><td>+1/32</td><td>0001</td><td>+1/32</td></tr><tr><td>0010</td><td>+2/32</td><td>0010</td><td>+2/32</td><td>0010</td><td>+2/32</td></tr><tr><td>0011</td><td>+3/32</td><td>0011</td><td>+3/32</td><td>0011</td><td>+3/32</td></tr><tr><td>0100</td><td>+4/32</td><td>0100</td><td>+4/32</td><td>0100</td><td>+4/32</td></tr><tr><td>0101</td><td>+5/32</td><td>0101</td><td>+5/32</td><td>0101</td><td>+5/32</td></tr><tr><td>0110</td><td>+6/32</td><td>0110</td><td>+6/32</td><td>0110</td><td>+6/32</td></tr><tr><td>0111</td><td>+7/32</td><td>0111</td><td>+7/32</td><td>0111</td><td>+7/32</td></tr><tr><td>1000</td><td>0%</td><td>1000</td><td>0%</td><td>1000</td><td>0%</td></tr><tr><td>1001</td><td>-1/32</td><td>1001</td><td>-1/32</td><td>1001</td><td>-1/32</td></tr><tr><td>1010</td><td>-2/32</td><td>1010</td><td>-2/32</td><td>1010</td><td>-2/32</td></tr><tr><td>1011</td><td>-3/32</td><td>1011</td><td>-3/32</td><td>1011</td><td>-3/32</td></tr><tr><td>1100</td><td>-4/32</td><td>1100</td><td>-4/32</td><td>1100</td><td>-4/32</td></tr><tr><td>1101</td><td>-5/32</td><td>1101</td><td>-5/32</td><td>1101</td><td>-5/32</td></tr><tr><td>1110</td><td>-6/32</td><td>1110</td><td>-6/32</td><td>1110</td><td>-6/32</td></tr><tr><td>1111</td><td>-7/32</td><td>1111</td><td>-7/32</td><td>1111</td><td>-7/32</td></tr></table>												CA [3:0]	Adjustment	CB [3:0]	Adjustment	CC [3:0]	Adjustment	0000	0%	0000	0%	0000	0%	0001	+1/32	0001	+1/32	0001	+1/32	0010	+2/32	0010	+2/32	0010	+2/32	0011	+3/32	0011	+3/32	0011	+3/32	0100	+4/32	0100	+4/32	0100	+4/32	0101	+5/32	0101	+5/32	0101	+5/32	0110	+6/32	0110	+6/32	0110	+6/32	0111	+7/32	0111	+7/32	0111	+7/32	1000	0%	1000	0%	1000	0%	1001	-1/32	1001	-1/32	1001	-1/32	1010	-2/32	1010	-2/32	1010	-2/32	1011	-3/32	1011	-3/32	1011	-3/32	1100	-4/32	1100	-4/32	1100	-4/32	1101	-5/32	1101	-5/32	1101	-5/32	1110	-6/32	1110	-6/32	1110	-6/32	1111	-7/32	1111	-7/32	1111	-7/32
	CA [3:0]	Adjustment	CB [3:0]	Adjustment	CC [3:0]	Adjustment																																																																																																												
	0000	0%	0000	0%	0000	0%																																																																																																												
	0001	+1/32	0001	+1/32	0001	+1/32																																																																																																												
	0010	+2/32	0010	+2/32	0010	+2/32																																																																																																												
	0011	+3/32	0011	+3/32	0011	+3/32																																																																																																												
0100	+4/32	0100	+4/32	0100	+4/32																																																																																																													
0101	+5/32	0101	+5/32	0101	+5/32																																																																																																													
0110	+6/32	0110	+6/32	0110	+6/32																																																																																																													
0111	+7/32	0111	+7/32	0111	+7/32																																																																																																													
1000	0%	1000	0%	1000	0%																																																																																																													
1001	-1/32	1001	-1/32	1001	-1/32																																																																																																													
1010	-2/32	1010	-2/32	1010	-2/32																																																																																																													
1011	-3/32	1011	-3/32	1011	-3/32																																																																																																													
1100	-4/32	1100	-4/32	1100	-4/32																																																																																																													
1101	-5/32	1101	-5/32	1101	-5/32																																																																																																													
1110	-6/32	1110	-6/32	1110	-6/32																																																																																																													
1111	-7/32	1111	-7/32	1111	-7/32																																																																																																													
The steps for OTP programming (P[7:0]=2Bh):																																																																																																																		
1. Power up V _{pp} to 2.5V																																																																																																																		
2. Power up V _{DD} to 2.5V																																																																																																																		
3. Hardware Reset																																																																																																																		
4. Set DCLK frequency to 9kHz ^{(2), (3)}																																																																																																																		
5. Send OTP write Command B1h																																																																																																																		
6. Send Data 2Bh for OTP burn																																																																																																																		
7. Power Up V _{pp} to 7.5V																																																																																																																		
8. Send two OTP bytes through MCU interface																																																																																																																		
9. Wait >=1ms for OTP burn process																																																																																																																		
10. Lower V _{pp} and wait for V _{pp} down to 2.5V																																																																																																																		
11. Send Software Reset Command 01h to exit OTP programming																																																																																																																		
12. Wait >= 10us																																																																																																																		
13. Power OFF V _{DD}																																																																																																																		
14. Power OFF V _{pp}																																																																																																																		

B1 h	OTPWR (OTP Write)						
	The steps for OTP Emulation (P[7:0]=2Eh): 1. Send OTP write Command B1h 2. Send Data 2Eh for OTP Emulation 3. Send two OTP bytes through MCU interface 4. Hardware reset or Send Command 01h Software Reset to exit OTP programming Note ⁽¹⁾ The contrast of color A, B, C are set by command BAh, BBh and BCh respectively. The adjusted contrast values (i.e. after trimming) are subject to the boundary and resolution in BAh, BBh and BCh. ⁽²⁾ Use the following command sequence to set DCLK frequency to 9kHz :Command FDh, Data B3h, Command D2h, Data 67h. ⁽³⁾ If External CL clock is used, the CL frequency should be set > 200kHz and set DCLK = 9kHz (7~11kHz)						
Default	<table border="1" data-bbox="652 723 1121 824"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>S/W Reset</td><td>N/A</td></tr> <tr> <td>H/W Reset</td><td>N/A</td></tr> </tbody> </table>	Status	Default Value	S/W Reset	N/A	H/W Reset	N/A
Status	Default Value						
S/W Reset	N/A						
H/W Reset	N/A						

9.3.33 OTP MCU Read (B2h)

B2 h	OTPRD (OTP MCU Read)															
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX				
Command	0	1	↑	1	0	1	1	0	0	1	0	B2				
1 st Parameter	1	↑	1	xx	xx	xx	xx	xx	xx	xx	xx	xx				
2 nd Parameter	1	↑	1	CB3	CB2	CB1	CB0	CA3	CA2	CA1	CA0	xx				
3 rd Parameter	1	↑	1	ID3	ID2	ID1	ID0	CC3	CC2	CC1	CC0	xx				
Description	This command is used to transfer data from OTP to MCU. The 1st parameter is dummy read. The next 2 bytes read parameters are OTP contents burned through B1h. The D/C# pin is set to high for reading parameters.															
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>H/W Reset</td><td>N/A</td></tr></table>												Status	Default Value	H/W Reset	N/A
Status	Default Value															
H/W Reset	N/A															

9.3.34 Function Selection (B3h)

B3 h	FUSEL (Function Selection)															
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX				
Command	0	1	↑	1	0	1	1	0	0	1	1	B3				
Parameter	1	1	↑	0	A6	0	0	0	0	A1	A0	02..03				
Description	This command is used to set the internal V_{DD} Regulator. - Bit A0 – Internal V_{DD} Regulator Selection ‘0’ = Select external V_{DD} ‘1’ = Enable internal V_{DD} regulator [reset] - Bit A1 – High Power Protection Selection ‘0’ = Disable high power protection ‘1’ = Enable high power protection [reset] - Bit A6 – I_{REF} Selection ‘0’ = Select external I_{REF} [reset] ‘1’ = Enable internal I_{REF}															
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>H/W Reset</td><td>A0=1b, A1=1b, A6=0b</td></tr></table>												Status	Default Value	H/W Reset	A0=1b, A1=1b, A6=0b
Status	Default Value															
H/W Reset	A0=1b, A1=1b, A6=0b															

9.3.35 Linear Gamma Look Up Table (B9h)

B9 h	LINGLUT (Linear Gamma Look Up Table)															
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX				
Command	0	1	↑	1	0	1	1	1	0	0	1	B9				
Parameter	no parameter															
Description	Reset built in Linear Gray Scale table GS0 = Gamma Setting 0; GS1 = Gamma Setting 2 GS2 = Gamma Setting 4; GS3 = Gamma Setting 6; : GS31 = Gamma Setting 62 GS32 = Gamma Setting 65; GS33 = Gamma Setting 67; : GS62 = Gamma Setting 125; GS63 = Gamma Setting 127; Refer to Section 8.8 for details.															
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>H/W Reset</td><td>Linear Gamma Look UP Table</td></tr></table>												Status	Default Value	H/W Reset	Linear Gamma Look UP Table
Status	Default Value															
H/W Reset	Linear Gamma Look UP Table															

9.3.36 Set Contrast For Color A, B & C (BAh)


BA h	ISEGABC(Set Contrast For Color A, B & C)																			
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	↑	1	0	1	1	1	0	1	0	BA								
Parameter	1	1	↑	A7	A6	A5	A4	A3	A2	A1	A0	xx								
Command	0	1	↑	1	0	1	1	1	0	1	1	BB								
Parameter	1	1	↑	B7	B6	B5	B4	B3	B2	B1	B0	xx								
Command	0	1	↑	1	0	1	1	1	1	0	0	BC								
Parameter	1	1	↑	C7	C6	C5	C4	C3	C2	C1	C0	xx								
Description	A[7:0] : Set contrast for all color "A" segment (Pins :SA0 – SA127) B[7:0] : Set contrast for all color "B" segment (Pins :SB0 – SB127) C[7:0] : Set contrast for all color "C" segment (Pins :SC0 – SC127)																			
	Note (1) All six bytes (BAh A[7:0], BBh B[7:0] and BCh C[7:0]) must be inputted together. For example: the original value is like that																			
	<table><tr><td colspan="2">Original value</td></tr><tr><td>BAh A[7:0]:</td><td>80h</td></tr><tr><td>BBh B[7:0]:</td><td>80h</td></tr><tr><td>BCh C[7:0]:</td><td>80h</td></tr></table>												Original value		BAh A[7:0]:	80h	BBh B[7:0]:	80h	BCh C[7:0]:	80h
	Original value																			
	BAh A[7:0]:	80h																		
BBh B[7:0]:	80h																			
BCh C[7:0]:	80h																			
If once wanted to change the value of BBh B[7:0] to 75h, then all the following 6 bytes must be inputted as: BAh (command), 80h (data), BBh (command), 75h (data), BCh (command), 80h (data). Otherwise, the changes may not be activated.																				
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>H/W Reset</td><td>A[7:0]=128d (80h) B[7:0]=128d (80h) C[7:0]=128d (80h)</td></tr></table>												Status	Default Value	H/W Reset	A[7:0]=128d (80h) B[7:0]=128d (80h) C[7:0]=128d (80h)				
Status	Default Value																			
H/W Reset	A[7:0]=128d (80h) B[7:0]=128d (80h) C[7:0]=128d (80h)																			

9.3.37 Set First Pre-Charge Voltage (BDh)

BD h	VPSET (Set First Pre-Charge Voltage)											
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	1	0	1	1	1	1	0	1	BD
1 st Parameter	1	1	↑	xx	xx	xx	V4	V3	V2	V1	V0	xx
Description	This command is used to set the first pre-charge voltage for the three colors as follow:											
				V[4:0]	Voltage pre-charge for three colors							
				00000	0.2* V _{CC}							
				:	:							
				11111	0.6* V _{CC}							
Default												
						Status		Default Value				
						H/W Reset		V[4:0]=10111b				

9.3.38 Gamma Look Up Table (BEh)

BE h	GLUT (Gamma Look Up Table)											
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	1	0	1	1	1	1	1	0	BE
1 st Parameter	1	1	↑	xx	A01 ₆	A01 ₅	A01 ₄	A01 ₃	A01 ₂	A01 ₁	A01 ₀	xx
:	1	1	↑	xx	Ann ₆	Ann ₅	Ann ₄	Ann ₃	Ann ₂	Ann ₁	Ann ₀	xx
32 nd Parameter	1	1	↑	xx	A32 ₆	A32 ₅	A32 ₄	A32 ₃	A32 ₂	A32 ₁	A32 ₀	xx
33 rd Parameter	1	1	↑	xx	B01 ₆	B01 ₅	B01 ₄	B01 ₃	B01 ₂	B01 ₁	B01 ₀	xx
:	1	1	↑	xx	Bnn ₆	Bnn ₅	Bnn ₄	Bnn ₃	Bnn ₂	Bnn ₁	Bnn ₀	xx
64 th Parameter	1	1	↑	xx	B32 ₆	B32 ₅	B32 ₄	B32 ₃	B32 ₂	B32 ₁	B32 ₀	xx
65 th Parameter	1	1	↑	xx	C01 ₆	C01 ₅	C01 ₄	C01 ₃	C01 ₂	C01 ₁	C01 ₀	xx
:	1	1	↑	xx	Cnn ₆	Cnn ₅	Cnn ₄	Cnn ₃	Cnn ₂	Cnn ₁	Cnn ₀	xx
96 th Parameter	1	1	↑	xx	C32 ₆	C32 ₅	C32 ₄	C32 ₃	C32 ₂	C32 ₁	C32 ₀	xx
Description	This command is used to define three programmable gamma look-up tables for color A, B and C respectively in terms of Gray Scale (GS). Except GS0, which is zero as it has no pre-charge and current drive, each entry GS level is programmed in the Gamma Setting. The larger value of Gamma Setting, the brighter is the OLED pixel when it's turned ON. Refer to Section 8.8 for details. Following the command BEh, the Gamma Setting for GS1, GS3, GS5, ..., GS61, GS63 should be set one by one in sequence for color A, B and C:⁽¹⁾ A01[6:0] / B01[6:0] / C01[6:0]: Gamma Setting for GS1 of color A / B / C respectively ; A02[6:0] / B02[6:0] / C02[6:0]: Gamma Setting for GS3 of color A / B / C respectively ; A03[6:0] / B03[6:0] / C03[6:0]: Gamma Setting for GS5 of color A / B / C respectively ; A04[6:0] / B04[6:0] / C04[6:0]: Gamma Setting for GS7 of color A / B / C respectively ; A05[6:0] / B05[6:0] / C05[6:0]: Gamma Setting for GS9 of color A / B / C respectively ; : A31[6:0] / B31[6:0] / C31[6:0]: Gamma Setting for GS61 of color A / B / C respectively. A32[6:0] / B32[6:0] / C32[6:0]: Gamma Setting for GS63 of color A / B / C respectively. The Gamma Setting of GS2, GS4, GS6,..., GS58, GS60, GS62 are derived automatically by the driver based on this formula: $GS_n = (GS_{n-1} + GS_{n+1}) / 2, \text{ for } n=2,4,\dots,60,62 \text{ and division remainder is truncated.}$ The gray scale is defined in incremental way, with reference to the length of previous table entry: Setting of GS1 must > 0 Setting of GS3 must > Setting of GS1 +1 Setting of GS5 must > Setting of GS3 +1 : Setting of GS63 must > Setting of GS61 +1											

BE h	GLUT (Gamma Look Up Table)																																		
	The following is an example of setting the GLUT: 1. Define the odd entry pulse widths that comply with the above conditions: <table><tr><th>Gray Scale</th><th>Gamma Setting</th></tr><tr><td>GS1</td><td>3</td></tr><tr><td>GS3</td><td>7</td></tr><tr><td>GS5</td><td>23</td></tr><tr><td>:</td><td>:</td></tr><tr><td>GS59</td><td>108</td></tr><tr><td>GS61</td><td>115</td></tr><tr><td>GS63</td><td>127</td></tr></table> 2. Enter the Gamma Setting from GS1, GS3, GS5,..., GS59, GS61, GS63 one by one in sequence following the command BEh during the software initialization. Then the driver automatically derives the Gamma setting of the even entry : GS2, GS4, ...,GS60, GS62 with the previous mentioned formula: <table><tr><th>Gray Scale</th><th>Formula</th><th>Gamma Setting</th></tr><tr><td>GS2</td><td>$(GS1+GS3)/2=(3+7)/2=5$</td><td>5</td></tr><tr><td>GS4</td><td>$(GS3+GS5)/2=(7+23)/2=15$</td><td>15</td></tr><tr><td>:</td><td>:</td><td></td></tr><tr><td>GS60</td><td>$(GS59+GS61)/2=(108+115)/2=111.5$</td><td>111</td></tr><tr><td>GS62</td><td>$(GS61+GS63)/2=(115+127)/2=121$</td><td>121</td></tr></table> Note (1) Input 1d for Gamma Setting 1, 2d for Gamma setting 2, ... ,127d for Gamma Setting127 The setting of Gray Scale entry can perform Gamma correction on OLED panel display. Normally, it is desired that the brightness response of the panel is linearly proportional to the image data value in display data RAM. However, the OLED panel is somehow responded in non-linear way. Appropriate Gray Scale table setting like example below can compensate this effect. Figure 9-12 : Example of Gamma correction by Gamma Look Up table setting 	Gray Scale	Gamma Setting	GS1	3	GS3	7	GS5	23	:	:	GS59	108	GS61	115	GS63	127	Gray Scale	Formula	Gamma Setting	GS2	$(GS1+GS3)/2=(3+7)/2=5$	5	GS4	$(GS3+GS5)/2=(7+23)/2=15$	15	:	:		GS60	$(GS59+GS61)/2=(108+115)/2=111.5$	111	GS62	$(GS61+GS63)/2=(115+127)/2=121$	121
Gray Scale	Gamma Setting																																		
GS1	3																																		
GS3	7																																		
GS5	23																																		
:	:																																		
GS59	108																																		
GS61	115																																		
GS63	127																																		
Gray Scale	Formula	Gamma Setting																																	
GS2	$(GS1+GS3)/2=(3+7)/2=5$	5																																	
GS4	$(GS3+GS5)/2=(7+23)/2=15$	15																																	
:	:																																		
GS60	$(GS59+GS61)/2=(108+115)/2=111.5$	111																																	
GS62	$(GS61+GS63)/2=(115+127)/2=121$	121																																	
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>H/W Reset</td><td>Linear GLUT (B9h)</td></tr></table>	Status	Default Value	H/W Reset	Linear GLUT (B9h)																														
Status	Default Value																																		
H/W Reset	Linear GLUT (B9h)																																		

9.3.39 Set Display Offset (C8h)

C8 h	SETDO (Set Display Offset)															
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX				
Command	0	1	↑	1	1	0	0	1	0	0	0	C8				
1 st Parameter	1	1	↑	A7	A6	A5	A4	A3	A2	A1	A0	00..9F ⁽¹⁾				
Description	This command specifies the mapping of display start line (it is assumed that COM0 is the display start line, display start line register equals to 0) to one of COM0-159. For example, to move the COM16 towards the COM0 direction for 16 lines, A[7:0] should be given by 00010000. The figure below shows an example of this command. In there, “Row” means the graphic display data RAM row.															
	Figure 9-13 : Example of Set Display Start Line with no Remap (i.e. Command 36h bit A7=0b)															
		a	b	c	Case											
		160	96	96	MUX ratio (CAh)											
		0	0	32	Display offset (C8h A[7:0])											
	COM0	Row0	Row0	Row32												
	COM1	Row1	Row1	Row33												
	COM2	Row2	Row2	Row34												
	:	:	:	:												
	COM61	Row61	Row61	Row93												
	COM62	Row62	Row62	Row94												
	COM63	Row63	Row63	Row95												
	COM64	Row64	Row64	-												
	COM65	Row65	Row65	-												
	COM66	Row66	Row66	-												
	:	:	:	:												
	COM93	Row93	Row93	-												
	COM94	Row94	Row94	-												
	COM95	Row95	Row95	-												
	COM96	Row96	-	-												
	COM97	Row97	-	-												
	COM98	Row98	-	-												
	:	:	:	:												
	COM124	Row124	-	-												
	COM125	Row125	-	-												
	COM126	Row126	-	-												
	COM127	Row127	-	Row0												
	COM128	Row128	-	Row1												
	COM129	Row129	-	Row2												
	:	:	:	:												
	COM157	Row157	-	Row29												
	COM158	Row158	-	Row30												
	COM159	Row159	-	Row31												
Display example																
	(a)	(c)	(d)	(GDDARAM)												
Restriction	Note ⁽¹⁾ A[7:0] + MUX ratio must be less than or equal to 160d. That means when MUX ratio is set to 160, this command is not recommend to use. ⁽²⁾ MUX ratio can be set by command CAh,															
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>H/W Reset</td><td>A[7:0]=00h</td></tr></table>												Status	Default Value	H/W Reset	A[7:0]=00h
Status	Default Value															
H/W Reset	A[7:0]=00h															

9.3.40 Horizontal Scrolling (C9h)

C9 h	HORSCR (Horizontal Scrolling)																									
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX														
Command	0	1	↑	1	1	0	0	1	0	0	1	C9														
1 st Parameter	1	1	↑	xx	A6	A5	A4	A3	A2	A1	A0	00..7F														
Description	This command performs the horizontal scrolling through mapping one of the columns in the graphic display data RAM to SEG0.																									
	<table><tr><td>A[6:0]</td><td>Number of column in horizontal scroll</td></tr><tr><td>00h</td><td>No horizontal scroll</td></tr><tr><td>01h</td><td>RAM column address 1 maps to SEG0</td></tr><tr><td>02h</td><td>RAM column address 2 maps to SEG0</td></tr><tr><td>03h</td><td>RAM column address 3 maps to SEG0</td></tr><tr><td>:</td><td>:</td></tr><tr><td>7Fh</td><td>Last RAM column address 7F maps to SEG0</td></tr></table>												A[6:0]	Number of column in horizontal scroll	00h	No horizontal scroll	01h	RAM column address 1 maps to SEG0	02h	RAM column address 2 maps to SEG0	03h	RAM column address 3 maps to SEG0	:	:	7Fh	Last RAM column address 7F maps to SEG0
	A[6:0]	Number of column in horizontal scroll																								
	00h	No horizontal scroll																								
	01h	RAM column address 1 maps to SEG0																								
	02h	RAM column address 2 maps to SEG0																								
	03h	RAM column address 3 maps to SEG0																								
	:	:																								
	7Fh	Last RAM column address 7F maps to SEG0																								
	The figure below shows examples of this command. In there, “Col” means the graphic display data RAM column.																									
	A[6:0]	SEG0	SEG1	SEG2	SEG3	SEG4	SEG5	SEG6	SEG7	...	SEG122	SEG123	SEG124	SEG125	SEG126	SEG127										
	0	Col 0	Col 1	Col 2	Col 3	Col 4	Col 5	Col 6	Col 7	...	Col 122	Col 123	Col 124	Col 125	Col 126	Col 127										
	2	Col 2	Col 3	Col 4	Col 5	Col 6	Col 7	Col 8	Col 9	...	Col 124	Col 125	Col 126	Col 127	Col 0	Col 1										
	4	Col 4	Col 5	Col 6	Col 7	Col 8	Col 9	Col 10	Col 11	...	Col 126	Col 127	Col 0	Col 1	Col 2	Col 3										
	127	Col 127	Col 0	Col 1	Col 2	Col 3	Col 4	Col 5	Col 6	...	Col 121	Col 122	Col 123	Col 124	Col 125	Col 126										
125	Col 125	Col 126	Col 127	Col 0	Col 1	Col 2	Col 3	Col 4	...	Col 119	Col 120	Col 121	Col 122	Col 123	Col 124											
123	Col 123	Col 124	Col 125	Col 126	Col 127	Col 0	Col 1	Col 2	...	Col 117	Col 118	Col 119	Col 120	Col 121	Col 122											
The following code shows example of horizontal scrolling towards SEG0:																										
for n = 1 to 127																										
Command C9h \\ Horizontal Scrolling command																										
Data n \\ RAM column address n maps to SEG0																										
Insert time interval between each scroll step																										
end																										
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>H/W Reset</td><td>A[6:0]=00h</td></tr></table>												Status	Default Value	H/W Reset	A[6:0]=00h										
	Status	Default Value																								
H/W Reset	A[6:0]=00h																									

9.3.41 Set MUX ratio (CAh)

CA h	SETMUX (Set MUX ratio)														
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	↑	1	1	0	0	1	0	1	0	CA			
1 st Parameter	1	1	↑	A7	A6	A5	A4	A3	A2	A1	A0	0F..9F			
Description	Set MUX ratio to N+1 MUX														
	N = A[7:0] from 15d to 159d (i.e.16MUX -160 MUX) A[7:0] from 00d to 14d are invalid entry														
Default															
	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>H/W Reset</td><td>A[7:0]=9Fh (i.e. 160MUX)</td></tr></table>												Status	Default Value	H/W Reset
Status	Default Value														
H/W Reset	A[7:0]=9Fh (i.e. 160MUX)														

9.3.42 Set Phase Length (CDh)

CD h	PHLEN (Set Phase Length)																															
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX																				
Command	0	1	↑	1	1	0	0	1	1	0	1	CD																				
1 st Parameter	1	1	↑	A7	A6	A5	A4	A3	A2	A1	A0	00..FF																				
Description	This command is used to set the OLED driving waveform length in phase 1 and phase 2. The A[3:0] defines the Phase 1 period of 5~31 DCLK clocks as follow: <table><tr><td>A[3:0]</td><td>Phase 1 period</td></tr><tr><td>0000</td><td>invalid</td></tr><tr><td>0001</td><td>invalid</td></tr><tr><td>0010</td><td>5 DCLKs</td></tr><tr><td>0011</td><td>7 DCLKs</td></tr><tr><td>0100</td><td>9 DCLKs [reset]</td></tr><tr><td>:</td><td>:</td></tr><tr><td>1111</td><td>31 DCLKs</td></tr></table>												A[3:0]	Phase 1 period	0000	invalid	0001	invalid	0010	5 DCLKs	0011	7 DCLKs	0100	9 DCLKs [reset]	:	:	1111	31 DCLKs				
	A[3:0]	Phase 1 period																														
0000	invalid																															
0001	invalid																															
0010	5 DCLKs																															
0011	7 DCLKs																															
0100	9 DCLKs [reset]																															
:	:																															
1111	31 DCLKs																															
	The A[7:4] defines the Phase 2 period of 3~15 DCLK clocks as follow: <table><tr><td>A[7:4]</td><td>Phase 2 period</td></tr><tr><td>0000</td><td>invalid</td></tr><tr><td>0001</td><td>invalid</td></tr><tr><td>0010</td><td>invalid</td></tr><tr><td>0011</td><td>3 DCLKs</td></tr><tr><td>0100</td><td>4 DCLKs</td></tr><tr><td>:</td><td>:</td></tr><tr><td>0111</td><td>7 DCLKs[reset]</td></tr><tr><td>:</td><td>:</td></tr><tr><td>1111</td><td>15 DCLKs</td></tr></table>												A[7:4]	Phase 2 period	0000	invalid	0001	invalid	0010	invalid	0011	3 DCLKs	0100	4 DCLKs	:	:	0111	7 DCLKs[reset]	:	:	1111	15 DCLKs
A[7:4]	Phase 2 period																															
0000	invalid																															
0001	invalid																															
0010	invalid																															
0011	3 DCLKs																															
0100	4 DCLKs																															
:	:																															
0111	7 DCLKs[reset]																															
:	:																															
1111	15 DCLKs																															
	Refer to section 8.7 for details of phase 1 & phase 2.																															
Default																																
	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>H/W Reset</td><td>A[3:0]=4h, A[7:4]=7h</td></tr></table>												Status	Default Value	H/W Reset	A[3:0]=4h, A[7:4]=7h																
Status	Default Value																															
H/W Reset	A[3:0]=4h, A[7:4]=7h																															

9.3.43 Set Second Precharge Period (CEh)

CE h	SECPLN (Set Second Precharge Period)																											
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX																
Command	0	1	↑	1	1	0	0	1	1	1	0	CE																
1 st Parameter	1	1	↑	xx	xx	xx	xx	A3	A2	A1	A0	xx																
Description	This command sets the second precharge period as follow:																											
	<table><tr><td>A[3:0]</td><td>second Precharge Period</td></tr><tr><td>0000</td><td>0 DCLK</td></tr><tr><td>0001</td><td>1 DCLK</td></tr><tr><td>0010</td><td>2 DCLKs</td></tr><tr><td>:</td><td>:</td></tr><tr><td>0111</td><td>7 DCLKs [reset]</td></tr><tr><td>:</td><td>:</td></tr><tr><td>1111</td><td>15 DCLKs</td></tr></table>												A[3:0]	second Precharge Period	0000	0 DCLK	0001	1 DCLK	0010	2 DCLKs	:	:	0111	7 DCLKs [reset]	:	:	1111	15 DCLKs
	A[3:0]	second Precharge Period																										
	0000	0 DCLK																										
	0001	1 DCLK																										
	0010	2 DCLKs																										
	:	:																										
	0111	7 DCLKs [reset]																										
	:	:																										
	1111	15 DCLKs																										
Refer to section 8.7 for details of second precharge.																												
Default																												
	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>H/W Reset</td><td>A[3:0]=0111</td></tr></table>												Status	Default Value	H/W Reset	A[3:0]=0111												
Status	Default Value																											
H/W Reset	A[3:0]=0111																											

9.3.44 Set Second Precharge speed (CFh)

CF h	SSPS (Set Second Precharge speed)														
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	↑	1	1	0	0	1	1	1	1	CF			
1 st Parameter	1	1	↑	xx	xx	xx	xx	xx	0	A1	A0	xx			
Description	Set Second Precharge speed														
	A[1:0]= 00b, Second Pre-charge speed =slowest A[1:0]= 01b, Second Pre-charge speed =slow A[1:0]= 10b, Second Pre-charge speed =normal [reset] A[1:0]= 11b, Second Pre-charge speed =Fast Refer to section 8.7 for details of second precharge.														
Default															
	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>H/W Reset</td><td>A[1:0]= 10b</td></tr></table>												Status	Default Value	H/W Reset
Status	Default Value														
H/W Reset	A[1:0]= 10b														

9.3.45 Set Display Clock Divider / Oscillator Frequency (D2h)

D2 h	SDCOSCF (Set Display Clock Divider / Oscillator Frequency)																																					
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX																										
Command	0	1	↑	1	1	0	1	0	0	1	0	D2																										
1 st Parameter	1	1	↑	A7	A6	A5	A4	A3	A2	A1	A0	xx																										
Description	A[3:0] Display Clock (DCLK) Divider																																					
	<table><tr><td>A[3:0]</td><td>Divider</td></tr><tr><td>0000</td><td>divide by 1</td></tr><tr><td>0001</td><td>divide by 2</td></tr><tr><td>0010</td><td>divide by 4</td></tr><tr><td>0011</td><td>divide by 8</td></tr><tr><td>0100</td><td>divide by 16</td></tr><tr><td>0101</td><td>divide by 32</td></tr><tr><td>0110</td><td>divide by 64</td></tr><tr><td>0111</td><td>divide by 128</td></tr><tr><td>1000</td><td>divide by 256</td></tr><tr><td>1001</td><td>divide by 512</td></tr><tr><td>1010</td><td>divide by 1024</td></tr><tr><td>>=1011</td><td>invalid</td></tr></table>												A[3:0]	Divider	0000	divide by 1	0001	divide by 2	0010	divide by 4	0011	divide by 8	0100	divide by 16	0101	divide by 32	0110	divide by 64	0111	divide by 128	1000	divide by 256	1001	divide by 512	1010	divide by 1024	>=1011	invalid
	A[3:0]	Divider																																				
	0000	divide by 1																																				
	0001	divide by 2																																				
	0010	divide by 4																																				
	0011	divide by 8																																				
	0100	divide by 16																																				
	0101	divide by 32																																				
	0110	divide by 64																																				
	0111	divide by 128																																				
	1000	divide by 256																																				
	1001	divide by 512																																				
	1010	divide by 1024																																				
	>=1011	invalid																																				
DCLK is generated from CLK divided by Divider																																						
A[7:4] F _{OSC} frequency																																						
F _{OSC} stands for frequency value of the internal oscillator																																						
Frequency increases as setting value increases																																						
Refer to section 8.5 for details.																																						
Default																																						
	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>H/W Reset</td><td>A[7:4] =1100b, A[3:0]=0000b</td></tr></table>												Status	Default Value	H/W Reset	A[7:4] =1100b, A[3:0]=0000b																						
	Status	Default Value																																				
H/W Reset	A[7:4] =1100b, A[3:0]=0000b																																					

9.3.46 Set V_{COMH} (D3h)

D3 h	SETVCOMH (Set V _{COMH})																													
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX																		
Command	0	1	↑	1	1	0	1	0	0	1	1	D3																		
1 st Parameter	1	1	↑	0	0	0	0	0	A2	A1	A0	00..07																		
Description	This command is used to set the V _{COMH} as followed:																													
	<table><tr><td>A[2:0]</td><td>V_{COMH}</td></tr><tr><td>000</td><td>0.72*V_{CC}</td></tr><tr><td>001</td><td>0.74*V_{CC}</td></tr><tr><td>010</td><td>0.76*V_{CC}</td></tr><tr><td>011</td><td>0.78*V_{CC}</td></tr><tr><td>100</td><td>0.80*V_{CC} [reset]</td></tr><tr><td>101</td><td>0.82*V_{CC}</td></tr><tr><td>110</td><td>0.84*V_{CC}</td></tr><tr><td>111</td><td>0.86*V_{CC}</td></tr></table>												A[2:0]	V _{COMH}	000	0.72*V _{CC}	001	0.74*V _{CC}	010	0.76*V _{CC}	011	0.78*V _{CC}	100	0.80*V _{CC} [reset]	101	0.82*V _{CC}	110	0.84*V _{CC}	111	0.86*V _{CC}
	A[2:0]	V _{COMH}																												
	000	0.72*V _{CC}																												
	001	0.74*V _{CC}																												
	010	0.76*V _{CC}																												
	011	0.78*V _{CC}																												
	100	0.80*V _{CC} [reset]																												
	101	0.82*V _{CC}																												
	110	0.84*V _{CC}																												
111	0.86*V _{CC}																													
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>H/W Reset</td><td>A[2:0]=100b</td></tr></table>												Status	Default Value	H/W Reset	A[2:0]=100b														
	Status	Default Value																												
H/W Reset	A[2:0]=100b																													

9.3.47 GPIO (D7h)

D7 h	GPIO (General Purpose IO)											
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	1	1	0	1	0	1	1	1	D7
1 st Parameter	1	1	↑	xx	xx	xx	xx	D3	D2	D1	D0	xx
Description	This command is used to enable or disable the GPIO0 pin and GPIO1 pin.											
	For GPIO0 pin:											
	D[1:0]		Description									
	00		GPIO0 pin high impedance (HiZ). Input disabled (always read as low) [reset]									
	01		GPIO0 pin HiZ, Input enabled									
	10		GPIO0 pin output LOW									
	11		GPIO0 pin output HIGH									
	For GPIO1 pin:											
	D[3:2]		Description									
	00		GPIO1 pin high impedance (HiZ). Input disabled (always read as low) [reset]									
	01		GPIO1 pin HiZ, Input enabled									
	10		GPIO1 pin output LOW									
11		GPIO1 pin output HIGH										
Note												
⁽¹⁾ Input disabled means floating input is allowed.												
Default												
			Status		Default Value							
		H/W Reset		D[3:2]=00, D[1:0]= 00								

9.3.48 Command Lock (FDh)

FD h	CMDLCK (Command Lock)															
	D/C#	RD#	WR#	D7	D6	D5	D4	D3	D2	D1	D0	HEX				
Command	0	1	↑	1	1	1	1	1	1	0	1	FD				
Parameter	1	1	↑	A7	A6	A5	A4	A3	A2	A1	A0	xx				
Description	This command is design to prevent change of command set value. This helps to prevent accidental/unintentional access to change important or factory configuration during normal operation. Level of command lock can be to lock only basic commands (00h to 52h, DAh), and also lock supplementary commands (usually for factory setting) (B1h to D7h, FDh). Please refer to section 9.1 and 9.2 for the list of basic commands and supplementary commands.															
	A[7:0]		Description													
	12h		Unlock basic commands. Basic command can be accessed.													
	16h		Lock all commands. All commands can not be accessed, except command: FDh ->12h can be used to unlock basic command.													
	B0h		Lock all supplementary command. In this state, for supplementary command access, only FDh ->16hcommand can be sent.													
	B3h		Unlock supplementary commands. All supplementary commands can be accessed.													
	other values		Invalid													
Please see the below flow chart for detailed operation:																
Lock state All commands are locked, except “unlock command”: FDh ->12h FDh 12h Return to the previous state FDh 16h Semi-lock state FDh 16h Unlock state Semi-lock state Basic Commands accessible. Supplementary commands are locked, except lock command: FDh ->16h or FDh-> B3h RESET FDh B0h FDh B3h Unlock state All Commands accessible																
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>H/W Reset</td><td>Semi-lock state</td></tr></table>												Status	Default Value	H/W Reset	Semi-lock state
Status	Default Value															
H/W Reset	Semi-lock state															

10 MAXIMUM RATINGS

Table 10-1 : Maximum Ratings

(Voltage Reference to V_{SS})

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage	-0.5 to 2.75	V
V_{CC}		-0.5 to 22.0	V
V_{DDIO}		-0.5 to V_{CI}	V
V_{CI}		-0.3 to 4.0	V
V_{SEG}	SEG output voltage	0 to V_{CC}	V
V_{COM}	COM output voltage	0 to $0.9 \cdot V_{CC}$	V
V_{in}	Input voltage	$V_{SS}-0.3$ to $V_{DDIO}+0.3$	V
T_A	Operating Temperature	-40 to +85	°C
T_{stg}	Storage Temperature Range	-65 to +150	°C

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description.

*This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

11 DC CHARACTERISTICS

Conditions (Unless otherwise specified)

Voltage referenced to V_{SS} , $V_{DDIO} = 2.8V$, $V_{DD} = 2.4V \sim 2.6V$, $V_{CI} = 2.8V$, $T_A = 25^\circ C$

Table 11-1 : DC Characteristics

Symbol	Parameter	Test Condition		Min	Typ	Max	Unit
V _{CC}	Operating Voltage	-		10	-	21	V
V _{DD}	Logic Supply Voltage	-		2.4	-	2.6	V
V _{CI}	Low voltage power supply	-		2.4	-	3.5	V
V _{DDIO}	Power Supply for I/O pins	-		1.6	-	V _{CI}	V
V _{OH}	High Logic Output Level	I _{out} =100uA		0.9*V _{DDIO}	-	V _{DDIO}	V
V _{OL}	Low Logic Output Level	I _{out} =100uA		0	-	0.1*V _{DDIO}	V
V _{IH}	High Logic Input Level	-		0.8*V _{DDIO}	-	V _{DDIO}	V
V _{IL}	Low Logic Input Level	-		0	-	0.2*V _{DDIO}	V
I _{SLP_VDD}	V _{DD} Sleep mode Current	V _{CI} = V _{DDIO} =2.8V, V _{CC} = OFF V _{DD} (external) = 2.5V, Display OFF, No panel attached		-	-	10	uA
I _{SLP_VDDIO}	V _{DDIO} Sleep mode Current	V _{CI} = V _{DDIO} =2.8V, V _{CC} = OFF Display OFF, No panel attached	External V _{DD} = 2.5V	-	-	10	uA
			Internal V _{DD}	-	-	10	uA
I _{SLP_VCI}	V _{CI} Sleep mode Current	V _{CI} = V _{DDIO} =2.8V, V _{CC} = OFF Display OFF, No panel attached	External V _{DD} = 2.5V	-	-	10	uA
			Enable Internal V _{DD} during Sleep mode	-	-	70	uA
			Disable Internal V _{DD} during Sleep mode	-	-	10	uA
I _{DD}	V _{DD} Supply Current	V _{CI} = V _{DDIO} =2.8V, V _{CC} = 16V, External V _{DD} = 2.5V, Display ON, No panel attached, contrast = FF		-	650	720	uA
I _{DDIO}	V _{DDIO} Supply Current	V _{CI} = V _{DDIO} =, 2.8V, V _{CC} = 16, Display ON, No panel attached, contrast = FF	External V _{DD} = 2.5V	-	0.5	10	uA
			Internal V _{DD}	-	0.5	10	uA
I _{CI}	V _{CI} Supply Current	V _{CI} = V _{DDIO} =, 2.8V, V _{CC} = 16, Display ON, No panel attached, contrast = FF	External V _{DD} = 2.5V	-	-15	-9	uA
			Internal V _{DD}	-	670	750	uA
I _{CC}	V _{CC} Supply Current	V _{CI} = V _{DDIO} =, 2.8V, V _{CC} = 16, Display ON, No panel attached, contrast = FF	External V _{DD} = 2.5V	-	1.65	1.9	mA
			Internal V _{DD}	-	1.65	1.9	mA
I _{SEG}	Segment Output Current Setting V _{CC} = 21 I _{REF} = 13.5uA	Contrast = FFh , GS63 = Setting 127		-	230	250	uA
		Contrast = 7Fh, GS63 = Setting 127		-	120	-	uA
		Contrast = 3Fh, GS31 = Setting 63		-	62	-	uA
Dev	Segment (SA, SB, SC) output current uniformity (contrast = FF)	Dev = (I _{Sn} - I _{MID})/I _{MID} I _{MID} = (I _{MAX} + I _{MIN})/2 I _{Sn} = Segment n current . e.g. For n=A, then I _{Sn} = I _{SA} = SA current	n = A	-3	-	3	%
			n = B	-3	-	3	
			n = C	-3	-	3	
Adj. Dev	Adjacent pin output current uniformity (contrast = FF)	Adj Dev = (I _{Sn} [m]-I _{Sn} [m+1]) / (I _{Sn} [m]+ I _{Sn} [m+1]) e.g. For n=A, m=3, then I _{Sn} [m]= I _{SA} [3] = SA[3] current	n = A	-2	-	2	%
			n = B	-2	-	2	
			n = C	-2	-	2	
I _{REF}	Segment output reference current	-		11.0	13.5	14.0	uA

12 AC CHARACTERISTICS

Conditions (Unless otherwise specified):

Voltage referenced to V_{SS}

$V_{DD} = 2.4V$ to $2.6V$

$V_{DDIO} = 2.8V$

$V_{CI} = 2.8V$

$T_A = 25^{\circ}C$

Table 12-1 : AC Characteristics

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
$F_{OSC}^{(1)}$	Oscillation Frequency of Display Timing Generator	$V_{CI} = 2.8V$	1.28	1.43	1.6	MHz
F_{FRM}	Frame Frequency for 160 MUX Mode	128x160 Graphic Display Mode, Display ON, Internal Oscillator Enabled	-	$F_{OSC} * 1/(D*K*160)$ (2)	-	Hz
t_{RES}	Reset low pulse width (RES#)	-	2000	-	-	ns

Note

(1) F_{OSC} stands for the frequency value of the internal oscillator and the value is measured when command D2h A[7:4] is in default value.

(2) D: divide ratio set by command D2h A[3:0]


K: Phase 1 period + Phase 2 period + 75

Table 12-2 : 6800-Series MCU Parallel Interface Timing Characteristics

($V_{DD} - V_{SS} = 2.4$ to $2.6V$, $V_{DDIO} = 1.6V$, $V_{CI} = 2.8V$, $T_A = 25^\circ C$)

Symbol	Parameter	Min	Typ	Max	Unit
t_{CYCLE}	Clock Cycle Time	300	-	-	ns
t_{AS}	Address Setup Time	10	-	-	ns
t_{AH}	Address Hold Time	0	-	-	ns
t_{DSW}	Write Data Setup Time	40	-	-	ns
t_{DHW}	Write Data Hold Time	7	-	-	ns
t_{DHR}	Read Data Hold Time	20	-	-	ns
t_{OH}	Output Disable Time	-	-	70	ns
t_{ACC}	Access Time	-	-	140	ns
PW_{CSL}	Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write)	120 60	-	-	ns
PW_{CSH}	Chip Select High Pulse Width (read) Chip Select High Pulse Width (write)	60 60	-	-	ns
t_R	Rise Time	-	-	15	ns
t_F	Fall Time	-	-	15	ns

Figure 12-1 : 6800-series MCU parallel interface characteristics



Note


⁽¹⁾ when 8 bit used: D[7:0] instead; when 16 bit used: D[15:0] instead; when 18 bit used: D[17:0] instead.

Table 12-3 : 8080-Series MCU Parallel Interface Timing Characteristics

($V_{DD} - V_{SS} = 2.4$ to $2.6V$, $V_{DDIO}=1.6V$, $V_{CI} = 2.8V$, $T_A = 25^\circ C$)

Symbol	Parameter	Min	Typ	Max	Unit
t_{CYCLE}	Clock Cycle Time	300	-	-	ns
t_{AS}	Address Setup Time	10	-	-	ns
t_{AH}	Address Hold Time	0	-	-	ns
t_{DSW}	Write Data Setup Time	40	-	-	ns
t_{DHW}	Write Data Hold Time	7	-	-	ns
t_{DHR}	Read Data Hold Time	20	-	-	ns
t_{OH}	Output Disable Time	-	-	70	ns
t_{ACC}	Access Time	-	-	140	ns
t_{PWLW}	Read Low Time	150	-	-	ns
t_{PWLW}	Write Low Time	60	-	-	ns
t_{PWHR}	Read High Time	60	-	-	ns
t_{PWHW}	Write High Time	60	-	-	ns
t_R	Rise Time	-	-	15	ns
t_F	Fall Time	-	-	15	ns
t_{CS}	Chip select setup time	0	-	-	ns
t_{CSH}	Chip select hold time to read signal	0	-	-	ns
t_{CSF}	Chip select hold time	20	-	-	ns

Figure 12-2 : 8080-series MCU parallel interface characteristics



Note

⁽¹⁾ when 8 bit used: D[7:0] instead; when 16 bit used: [15:0] instead; when 18 bit used: D[17:0] instead.

Table 12-4 : Serial Interface Timing Characteristics (4-wire SPI)

($V_{DD} - V_{SS} = 2.4$ to $2.6V$, $V_{DDIO} = 1.6V$, $V_{CI} = 2.8V$, $T_A = 25^{\circ}C$)

Symbol	Parameter	Min	Typ	Max	Unit
$t_{cyc\leq}$	Clock Cycle Time	50	-	-	ns
t_{AS}	Address Setup Time	15	-	-	ns
t_{AH}	Address Hold Time	15	-	-	ns
t_{CSS}	Chip Select Setup Time	20	-	-	ns
t_{CSH}	Chip Select Hold Time	10	-	-	ns
t_{DSW}	Write Data Setup Time	15	-	-	ns
t_{DHW}	Write Data Hold Time	15	-	-	ns
t_{CLKL}	Clock Low Time	20	-	-	ns
t_{CLKH}	Clock High Time	20	-	-	ns
t_R	Rise Time	-	-	15	ns
t_F	Fall Time	-	-	15	ns

Figure 12-3 : Serial interface characteristics (4-wire SPI)





Table 12-5 : Serial Interface Timing Characteristics (3-wire SPI)

($V_{DD} - V_{SS} = 2.4$ to $2.6V$, $V_{DDIO} = 1.6V$, $V_{CI} = 2.8V$, $T_A = 25^\circ C$)

Symbol	Parameter	Min	Typ	Max	Unit
t_{cyle}	Clock Cycle Time	50	-	-	ns
t_{CSS}	Chip Select Setup Time	20	-	-	ns
t_{CSH}	Chip Select Hold Time	10	-	-	ns
t_{DSW}	Write Data Setup Time	15	-	-	ns
t_{DHW}	Write Data Hold Time	15	-	-	ns
t_{CLKL}	Clock Low Time	20	-	-	ns
t_{CLKH}	Clock High Time	20	-	-	ns
t_R	Rise Time	-	-	15	ns
t_F	Fall Time	-	-	15	ns


Figure 12-4 : Serial interface characteristics (3-wire SPI)



13 APPLICATION EXAMPLE

Figure 13-1 : SSD1355 application example for 18-bit 6800-parallel interface mode (Internal regulated V_{DD})

The configuration for 18-bit 6800-parallel interface mode, externally V_{CC} is shown in the following diagram:
($V_{CI} = 3.3V$ (V_{CI} must be $> 2.6V$), Internal regulated $V_{DD} = 2.5V$, $V_{DDIO} = 1.8V$, external $V_{CC} = 18V$, $I_{REF} = 13.5\mu A$, BS[3:2] are set to 11b through command 36h)



Voltage at $I_{REF} = V_{CC} - 6V$. For $V_{CC} = 18V$, $I_{REF} = 13.5\mu A$:

$$R1 = (V_{CC} - V_{SS}) / I_{REF} \\ = (18 - 6) / 13.5\mu \\ = 880K\Omega$$

$$R2 = 50\Omega, 1/8W^{(1)}$$

$$D1 \sim D2: V_{th} = 0.7V, 1N4148^{(1)}$$


$$C1 \sim C3: 1\mu F, C4a, C5: 4.7\mu F, C4b: 0.1\mu F^{(1)}$$

Note

⁽¹⁾ The values are recommended value. Select appropriate value against module application.



14 PACKAGE INFORMATION

14.1 SSD1355U8R1 Detail Dimension





NOTE:


1. GENERAL TOLERANCE: ? .050mm
2. MATERIAL
PI: 38? um
CU: 8? um
SR: 10? um
(OTHER TOLERANCE: 0.200mm)
3. SN PLATING: 0.200? .050um
4. TAPESIZE: 4 SPH, 19.00mm



MIRROR DESIGN




SCALE 5:1




SCALE 5:1

14.2 SSD1355U12R1 Detail Dimension



NOTE:

1. GENERAL TOLERANCE: ? .050mm
2. MATERIAL
PI: 38? um
CU: 8? .5um
SR: Nippon Polytech (NPR-3300) 10? um
(OTHER TOLERANCE: 0.200mm)
3. SN PLATING: Total 0.45? .05
Pure 0.18? .04
4. UNDERFILL: Namics 8462-96
5. TAPESIZE: 4 SPH, 19.00mm
6. All cutline tolerance with +/-0.1 are controlled by customer side



Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. “Typical” parameters can and do vary in different applications. All operating parameters, including “Typical” must be validated for each customer application by the customer’s technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.

All Solomon Systech Products complied with six (6) hazardous substances limitation requirement per European Union (EU) “Restriction of Hazardous Substance (RoHS) Directive (2002/95/EC)” and China standard “电子信息产品污染控制标识要求 (SJ/T11364-2006)” with control Marking Symbol . Hazardous Substances test report is available upon requested.

<http://www.solomon-systech.com>

Appendix: IC Revision history of SSD1355 Specification

Version	Content	Date
1.0	1. Change to Advance Info 2. Revise Fig 6-5, 6-6 3. Revise voltage at I_{REF} to $V_{CC} - 6V$ from $V_{CC} - 3V$ 4. Revise command description 5. Add “(Unless otherwise specified)” in Section 9 DC Characteristics conditions 6. Revise Table 9-1, 10-1, 11-1, 11-2, 11-3, 11-4 & 11-5 7. Revise Section 7.9, 7.10, 7.11 8. Add light sensitivity note in section 9 Maximum rating	15-Mar-07
1.1	1. Revise command description for B3h 2. Add die information of SSD1355Z 3. Add package information of SSD1355U2R1 4. Add package information of SSD1355U3R1 5. Add package information of SSD1355U6R1 6. Revise command table	08-May-07
1.2	1. Revise SSD1355Z pitch in Section 3 ordering information 2. Revise command 36h (BS[3:2] bit need to set to 00 for SPI mode): a. Revise Table 7-2 : Bus Interface selection b. Revise section 9.3.26 Memory Access Control (36h)	10-Oct-07
1.3	1. Revise sleep mode condition in Section 11 DC characteristics	24-Oct-07
1.4	1. Revise Power On / OFF sequence (update Figure 8-14 & add note 3, 4) 2. Revise pin assignment dwg and table for SSD1355U2R1 & SSD1355U3R1	06-Feb-08
1.5	1. Revise Note in Power On / OFF sequence section 2. Revise ordering information (Replace U2, U3 & U6 by U8 & U12) 3. Revise typo in pin description : Com is O pin instead of I/O pin 4. Revise Table 8-6, Table 12-5 & Figure 12-4 (3 wire SPI)	17-Jul-08